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ABSTRACT
Ewetz, Rickard F. Ph.D., Purdue University, August 2016. Synthesis of Clock Trees
with Useful Skew based on Sparse-Graph Algorithms. Major Professor: Cheng-Kok
Koh.
Computer-aided design (CAD) for very large scale integration (VLSI) involves
combining billions of transistors and wires into a single integrated circuit or system.
Sequential VLSI circuits contain sequential elements (flip-flops, for example) that are
required to be synchronized by a clock signal that is delivered using a clock network.
The physical synthesis of the clock network is important because it affects the overall
performance of each synchronous VLSI chip.
In this thesis, an optimization framework is proposed to synthesize clock trees with
useful skews. The useful skews facilitate both low resource utilization and robustness
to on-chip variations (OCV). First, techniques are proposed to construct useful-skew
trees for designs with a single corner and a single mode (SCSM). Next, the framework
is extended to handle designs with multiple corners and multiple modes (MCMM).
The framework is developed based on incorporating essential quality measures and
design constraints into mathematical formulations.
The useful skew tree synthesis problem for SCSM designs is approached by de-
veloping a fast clock scheduler operating of sparse graphs. Guided by the scheduler,
clock trees meeting specified useful skew constraints can be constructed, i.e., if there
were no OCV, the timing constraints would be satisfied. To satisfy the constraints
under OCV, two main directions are explored. The first direction involves providing
safety margins in the skew constraints, combined with lowering the point of diver-
gence in the clock tree for certain sequential elements. The second direction reduces
the overall negative impact of OCV by bounding the latency of the constructed clock
xv
trees. After an initial tree construction, clock tree optimization (CTO) is employed
to remove any remaining timing violations. The CTO process removes violations by
inserting detour wires and delay buffers based on a linear programming formulation.
Modern designs may have multiple corners and multiple modes. To consider the
timing and constraints in each scenario, i.e., each corner and mode combination,
a scenario compression technique is proposed. The timing and constraints in each
scenario are captured in a separate graph. Next, the separate graphs are compressed
into a single graph based on dominating skew constraints and linearization. The
compression allows the earlier developed techniques to be directly applied to MCMM
designs. Nevertheless, it may be costly to consider the dominating timing constraints
for designs with many modes. In this thesis, a mode-reconfigurable clock tree, in which
the top-part of the structure is reconfigured based on the active mode, is proposed to
handle designs with many modes. This approach allows the constraints of each mode
to be considered separately.
Finally, the thesis is concluded with tree construction based on static bounded
useful arrival time constraints. The advantage of static arrival time constraints is
that the timing constraints can be queried in constant time, which facilitates the
exploration of various tree topologies. This can serve as a superior substitute to the
fast scheduler presented in the first part of the thesis.
In summary, this thesis has proposed mathematical models that provide new in-
sights into the algorithmic foundation for clock network synthesis. The models are
used to drive a useful skew clock tree synthesis framework that demonstrates signif-




Most sequential VLSI circuits operate using clock cycles. Flip flops, for example, are
memory elements or sequential elements that store the state of a circuit between two
consecutive cycles. Each such flip flop (or any sequential element) is synchronized
by a clock signal. The clock signal must be delivered almost simultaneously to each
flip flop to meet certain timing constraints. By meeting the timing constraints, it is
guaranteed that each flip flop holds the correct state between two clock cycles. This
synchronizing clock signal is delivered using a clock network, which connects the clock
source to a set of sequential elements.
The difference in the arrival time of the clock signal between a pair of flip flops is
called the clock skew. Early work in the field of clock synthesis focused on constructing
clock trees with small skew. In particular, the construction of zero skew trees (ZST),
i.e., a clock tree with the clock signal arriving simultaneously to each flip flop, were
investigated. If the timing constraints are not too strict, it is acceptable for the clock
signals arrive at the flip flops with a small skew.
As a clock network usually spans the entire chip, the clock signal can be interfered
by many other switching signals; cross-talk noise may affect the integrity of the clock
signal. To ensure high signal integrity, which is critical for correct functionality, the
clock signal is required to be delivered with sharp transition, i.e., short rise and fall
times. As the clock signal is propagated through the clock network, the transition
time is degraded; therefore, buffers and inverters are inserted to maintain adequate
sharp transition.
Both the skew and transition time of the clock signal at a flip flop are affected by
environmental variations. In particular, on-chip variations (OCV), such as coupling,
voltage, and temperature variations are becoming more influential as the feature sizes
continue to shrink. Clock networks are sensitive to variations as they span the entire
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chip, and different sections of the clock network can be exposed to different operating
environments.
Moreover, modern VLSI circuits are required to be operated in different corners
and modes. A process corner affects the entire performance of a circuit. Furthermore,
circuits may have to operate in a low power and a high performance mode. Each
such mode may change the timing profile and the performance of the clock network
substantially.
This thesis is focused on constructing clock networks that have low resource uti-
lization and power consumption. At the same time, the clock networks are required
to be able to operate in multiple corners and multiple modes (MCMM) and satisfy
timing constraints under the influence of OCV. A solution to this problem is the con-
struction of clock trees with useful skew. Useful skew can reduce resource utilization
by utilizing margins in the irregular timing constraints. Useful skew can also improve
the robustness of the clock tree to OCV. However, constructing such low cost and
robust UST is challenging problem, especially for MCMM designs.
In this thesis, we develop mathematical models and formulations to capture per-
formance metrics and design constraints. We transform the useful skew tree synthesis
problem into the problems of solving linear programs and computing shortest paths
or negative cycles in weighted graphs. The mathematical models are used to guide a
useful skew tree synthesis framework.
1.1 Background
1.1.1 Timing constraints
The clock network of each VLSI circuit is constructed after an initial placement
and delay estimation of the control and data paths. Setup and hold time constraints
are imposed between sequential elements that are separated by combinational logic.
We refer to sequential elements such as flip flops (FFs) as sinks. The setup and hold
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Fig. 1.1. In (a) the notation used in the setup and hold time constraints
are introduced. (b) shows the skew constraint graph (SCG), i.e., a graph
representation of the circuit in (a). The edges represent the setup and
hold time constraints.
time constraints for a pair of flip flops are shown in Figure 1.1(a) and formulated in










ij ≥ tj − tHj . (1.2)
Here, ti and tj are the arrival times of the clock signal to the respective flip flops
FFi and FFj. t
CQ





respectively the minimum and maximum propagation delays through the combina-




j are the setup
time and hold time of FFj, respectively. The equations specify that the difference
of the arrival times, or their skew, between a certain pairs of flip flops, has to be
constrained. The skew between FFi and FFj is denoted as skewij = ti − tj. Next,
Equation (1.1) and (1.2) are reformulated with respect to the skew skewij using con-
stants uij = T − tSj − t
CQ




ij to denote the upper and
lower bound of the skewij, as follows:
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lij ≤ skewij ≤ uij. (1.3)
The data and control paths in a VLSI circuit are typically designed such that if the
clock signal is delivered with zero skew, all the timing constraints are met. However,
in some cases it may be necessary to deliver the clock signal with a non-zero useful
skew to meet the timing constraints.
Consider the setup time constraints in Figure 1.2. In the figure, consider tCQi = 0
and tSi = 0, ∀i, tmax12 = 13, tmax23 = 7, and T = 10. By delivering the clock signal
with zero skew, the setup time constraint between FF1 and FF2 is violated. However,
if the clock signals are delivered with arrival times [t1, t2, t3] = [0, 3, 0], the skews
skew12 is −3 and skew23 is 3. Both the setup constraint between the flip flop pair FF1
and FF2, and the flip flop pair FF2 and FF3, are satisfied. The skews intentionally
created between FF1 and FF2 and between FF2 and FF3 are called useful skews.
D         Q
t1 = 0                     t2=+3                         t3=0
FF1













skew12 = -3                    skew23 = +3
T = 10
Fig. 1.2. Useful skew is illustrated in the figure. Based on all the setup
and hold time constraints, a feasible arrival time can be determined at
each flip flop using clock scheduling. By skewing the arrival time of clock
signal at FF2 with t2 = 3 the timing setup timing constraint can be meet.
A set of arrival times of the clock signal to the flip flops is called a clock schedule,
i.e., [t1, t2, t3] in the example. Clock scheduling is equivalent to that of solving a
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system of difference equations, where each solution correspond to a feasible clock
schedule.
1.1.2 Clock network topologies
A clock network consists of a connection from a clock source to a set of clock sinks,
using wires, inverters, and buffers. A clock network can be realized with various forms
of topologies. In Figure 1.3, a clock tree, a non-tree in the form of a clock mesh, and
a near-tree in the form of a clock tree with cross links is shown. Note that the mesh
drives separate trees and it is in turn driven by a tree. Different topologies have
different advantages and limitations in terms of robustness, routing resources, buffer
area, and power consumption. This thesis is focused on synthesizing clock trees, which
is the structure that is most sensitive to variations, but has the potential of achieving
the lowest resource utilization and power consumption. (The proposed innovations
can also be leveraged in the synthesis of near-tree and non-tree structures as parts of





(a) Clock tree (b) Clock mesh (c) Clock tree with cross links
Fig. 1.3. Different clock network topologies.
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1.1.3 Variations
Variations affect the delivery of the clock signal. The main sources of variation
affecting the clock network are: (1) Manufactured devices and interconnects never
have the exact oxide thicknesses, channel widths, carrier densities, and wire widths
as in the design specification. (2) Operating variations, i.e., variations in power
supply, crosstalk, temperature, and life time, affect the performance of each circuit
component [1].
The variations are often analyzed based of their systemic behavior i.e., if there
exist a spatial and/or temporal correlation of the variations. To estimate the ag-
gregated effect of the variations impact on a design, the systemic behavior must be
considered. For example, all the devices manufactured on the same die may exhibit
similar manufacturing variations, leading to a correlated change in performance. On
the other hand, power supply variations may affect the performance of devices on the
same die differently.
It is common to capture these correlated variations using corners and on-chip
variations (OCV). Each corner specifies a set of variations that result in a different
“nominal” performance of the circuit. However, the variations may be different across
dies. Next, OCV are applied around the “nominal” variations of each of the corner.
1.1.4 Modes of operation
Modern circuits may require multiple modes of operation. When the chip is not
actively used, the circuit may have to go into a low power mode. In such a mode, the
operating frequency and supply voltage will for example be reduced. Next, the same
circuit may be required to operate in high performance mode where the frequency
and supply voltage are increased. The change in supply voltage across the different
modes will affect the performance of the entire clock network. To save additional
power certain parts of the clock network may be turned off using clock gates in
certain modes, as illustrated in Figure 1.4(a). Moreover, the topology of the clock
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network may be reconfigured when it operates in different modes. For example, using
a multiple-input-one-output multiplexer, which is shown in Figure 1.4(b).
Mode 1 Mode 2
Mode 1 Mode 2
(a) (b)
Fig. 1.4. In (a), the subtree is active in mode 1 and tuned off in mode 2.
(b) illustrates that the topology of the clock network can be reconfigured
depending on the mode. In mode 1, the subtree is driven by the top left
buffer. In mode 2 the subtree is driven by the top right buffer.
1.2 Previous work
Clock tree synthesis (CTS)1 is essentially the problem of constructing a clock net-
work that connects a clock source to a set of sequential elements. The connections are
realized using wires and buffers. Moreover, the clock signal must be delivered to the
sequential elements meeting the skew constraints in Eq (1.3), even while the network
in under the influence of OCV in multiple corners as introduced in Section 1.1.3.
Furthermore, the clock network may also be required to meet the skew constraints in
multiple modes of operation.
Clock tree synthesis is a well-studied problem. In this section, we review earlier
results in the area.
1This thesis addresses the problem of the synthesis of clock networks in general. However, since




Recall that a feasible clock schedule is a set of arrival times that satisfy the skew
constraints. A feasible clock schedule can be specified based on static or dynamic
clock scheduling.
Static clock scheduling involves specifying all the relative skews or arrival times
to the sequential elements at the same time. A zero-skew schedule is a static clock
schedule with the clock signal arriving simultaneously to each sequential element.
In [2], an algorithm that determines a static clock schedule with useful skew that
maximizes operating frequency is proposed. The problem is formulated as an linear
program, with constraints similar to in Equations (1.1) and (1.2), to minimize the
clock period T . In [3], the complexity of the algorithm in [2] is improved by reformu-
lating the primal problem to a dual problem and using cycle detection. In [2], a clock
schedule is determined such that the minimum slack in all the skew constraints is
maximized. Another reliability-oriented skew schedule is determined using quadratic
programming (QP) in [4]. Here, the quadratic distance of the arrival times from a
target schedule is minimized.
The skew constraints in Eq (1.3) form a system of difference equations. Such a
system can be reformulated as an equivalent graph problem. A skew constraint graph
(SCG) G(V,E) consists of a set of vertices, V , representing sequential elements and
edges, E, representing timing constraints, which is illustrated in Figure 1.1. Using the
graph formulation, a feasible clock schedule can be determined using the Bellman-Ford
single source shortest path algorithm [5]. In [6], a dynamic clock scheduling approach
was presented. Iteratively, |V |−1 skews were committed, defining the clock schedule;
a skew commitment is the assignment of a specific skew value between two flip flops.
Interestingly, it is possible to compute a feasible skew range (FSR) between two sinks
such that if the skew between the two sinks is committed within the FSR, a feasible
clock schedule exists. The FSRij = [−dij, dji], where dij and dji are respectively the
shortest distances between vertex i and vertex j in the SCG, as shown in Figure 1.8(f).
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The entire clock schedule is determined by iteratively computing FSR between two
vertices and specifying the skew of the two within the computed FSR, a total of
|V | − 1 times.
1.2.2 Clock tree synthesis
A clock tree with a feasible clock schedule can be constructed based on static clock
scheduling or dynamic clock scheduling. The tree construction process is known as
clock tree synthesis (CTS). We divide the problem of constructing a minimum length
routing tree into three categories, namely, zero skew routing tree (ZST) problem,
bounded skew routing tree (BST) problem and useful skew routing tree (UST) prob-
lem.
• The ZST problem deals with the construction of a clock tree such the clock
signal arrives simultaneously at all the sinks.
• In the BST problem, a routing tree is to be constructed such that the skew
between any pair of sinks is bounded by a global skew constraint.
• The UST problem considers the construction of a routing tree that satisfies any
arbitrary skew constraints.
In [7], the author solved the problem of how to join two subtrees with a zero skew
under the Elmore delay model [8]. Based on this method, several clock tree synthesis
approaches have been developed. First, we review the Elmore delay model. Next, we
present how in [7] a ZST was constructed under this delay model.
Elmore delay
The clock signal must be delivered meeting timing constraints. To measure if
the timing constraint are satisfied, it is important to model the signal propagation
through the clock network. The interconnects of a clock network are often modeled
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as a lumped RC-network, or an RC-tree if the clock network is in the form of a clock
tree. The behavior of an RC-network can be described using a system of differential
equations. By solving such a system, essentially performing circuit simulation, the
delay of propagating a signal from the root node to any other node of an RC tree can
be determined. As it is time consuming to solve a system of differential equations,
circuit simulation is typically used to verify the final timing of a circuit. It is not used
extensively in the synthesis process.
The Elmore delay model, which provides a first order approximation of the delays,
can be used to estimate the delay of the clock signal from the source src node of an








Here, tsrc,k is the delay between the source node src and node k in an RC tree
(see Figure 1.5(a)). path(src, k) is the unique path between src and k in the tree, as
shown with an arrow in Figure 1.5(a), and Ri and Ci are respectively the upstream
resistances of node i and capacitances of node i in the RC tree and Ti is the partial
RC tree rooted at i as shown in Figure 1.5(b).
Next, the output voltage at the node k, denoted v(t)k, can be formulated:
v(t)k = VDD(1− e−1/tsrc,k), (1.5)
The “delay” for the clock signal to reach a node is often defined as the time when the
output voltage reaches VDD
2
, which is denoted t50%k for node k:
t50%k = 0.69 ∗ tsrc,k. (1.6)
Although the actual delay value computed by the Elmore delay may be inaccurate,







Fig. 1.5. Illustration of the notation used in the Elmore delay model. src
is the source of the tree. k and i could be any node in the tree.
1.2.3 Construction of ZST under the Elmore delay model
In [7], a ZST was constructed as follows: consider merging/joining zero skew
subtrees v and w with a piece of wire of length L, and on this wire find the zero skew
point z, i.e., the point such that the respective delays from z to the sinks in subtree
v, denoted tz(v), and from z to the sinks of subtree w, denoted tz(w) are equal (see
Figure 1.7). Let the length from v to z be Lx, where x is 0 ≤ x ≤ 1, if x is outside this
range, detour wiring is needed to join the subtrees with zero skew. tv and tw denote
the delays to the sinks in the zero skew subtrees rooted at v and w, respectively. The
downstream delays tz(v) and tz(w) of subtree with a wire attached the root, can be
expressed as a quadratic equation of x, under the Elmore delay model:
tzv = tv + x · L · r · (x · L · c+ Cv),
tzw = tw + (1− x) · L · r · ((1− x) · L · c+ Cv).
By setting tzv = tzw, it is possible to solve for x.
tv + x · L · r · (x · L · c+ Cv) = tw + (1− x) · Lr · ((1− x) · L · c+ Cv). (1.7)
Consequently, by iteratively merging two sinks or subtrees with zero skew, a complete
clock tree with zero skew can be constructed. (Solutions to the ZST problem under







Fig. 1.6. Illustration of the notation used to construct a zero skew subtree
form two zero skew subtrees with roots v and w.
Deferred merge embedding (DME)
In [9–11], the Deferred Merge Embedding (DME) algorithm was proposed to solve
the ZST problem. The algorithm is commonly known as the ZST/DME algorithm.
Given an abstract tree topology, the ZST/DME algorithm determines the embedding
locations for the internal nodes such that the skew is zero and the wire length is
minimal (see Figure 1.7). The ZST/DME algorithm consists of:
• a bottom-up construction of merging segments; and
• a top-down embedding of the internal nodes on the merging segments
The merging segment of an internal node is a collection of locations at which the
internal node could be placed such that the two child nodes are merged with minimum
wire length and zero skew. Merging segments are Manhattan arcs, i.e., line segments
at an 45 degree angle, and they are constructed at each internal node in a bottom-up
order. In the top-down embedding, the exact embedding location of each internal
node is determine with a top-down order.
In [12], a nearest neighbour graph (NNG) was used to generate an abstract topol-
ogy for the ZST/DME algorithm. In the NNG, each subtree is represented as a vertex
and the wire length needed to merge two subtrees is represented as the cost of the
edge between the two corresponding vertices. Greedily and iteratively, the least cost














Fig. 1.7. The figure shows the DME embedding for a zero skew tree with
four sink nodes and an given abstract topology.
the respective vertices are removed from the NNG. Next, a new vertex is added for the
newly created subtree. This process is continued until only a single subtree remains
in the NNG. The approach of performing topology generation greedily with an NNG
is called the Greedy-ZST/DME algorithm.
1.2.4 Construction of BSTs
The DME [9–11] and Greedy-DME framework was extended to solve the BST
problem. In [13, 14], the BST/DME and Greedy-BST/DME algorithms were pro-
posed. Using the same bottom-up and top-down DME framework, the merging seg-
ment of the internal nodes was extended to a merging region. Consider the case of
merging two sinks with a wire of length L again, as there exists a range of feasible
skews between the two sinks, there correspondingly exists a feasible merging range
(FMR) of possible embedding locations [xmin, xmax], instead of a point x, such that
the skew constraints are satisfied. This FMR is based on the maximum and minimum
root-to-sink-delay of the two respective subtrees. The increased flexibility of the em-
bedding location allows a BST to be constructed with less wire length compared to
a ZST.
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The Greedy-BST/DME algorithm also included a feature of changing the abstract
topology in the bottom-up merging process such that if the skew bound is relaxed,
a topology that is close to being a minimum Steiner tree is constructed. The topol-
ogy change is essentially equivalent to relocating the root node of the tree at other
locations in the tree. Such an re-rooting operation essentially allows subtrees to be
merged at non-root locations of the original subtree.
1.2.5 Construction of USTs
In [6], the UST/DME and Greedy-UST/DME algorithms were presented to solve
the UST problem. Here, the bottom-up and top-down DME framework [9–11] is
again used. However, when the merging region [13] of a internal node, i.e., the
FMR [xmin, xmax], is determined, the FMR is computed based on the FSR between
the respective subtrees being joined using dynamic clock scheduling. (The Greedy-
UST/DME algorithm is extensively used in this thesis. More details will be provided
in Chapter 2 to Chapter 6.)
An UST can also be constructed based on static clock scheduling. First, a static
clock schedule, i.e., a specific set of relative arrival times, is determined using one of
the approaches in [2–4]. Next, a UST with the specified schedule is realized using
the DME algorithm. However, this approach may be expensive in terms of routing
resources as the clock scheduling is decoupled from the construction of the clock tree.
In particular, each FMR will be in the form of a point. In [57], each point in the
schedule was expanded into an range, which we refer to as a bounded useful skew
schedule (or static bounded useful arrival time constraints). However, interconnect
delays were not fully considered when tree construction was performed using the
expanded constraints [58]. (We further investigate tree construction based on static
bounded useful arrival time constraints in Chapter 7.)
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As mentioned earlier, in addition to meeting skew constraints, the clock network
must meet the transition time constraint. To maintain fast transition times, buffers
or inverters must be inserted in the clock network [15,16].
Dynamic clock scheduling
The Greedy-UST/DME algorithm (in [6]) is based on dynamic clock scheduling. In
this section, the time complexity of the scheduling part of the algorithm is discussed.
The FSR of a pair of subtrees is computed to merge the subtree-pair or to estimate
the wire length required to merge the subtree-pair. To merge |V | sinks into a clock
tree, V − 1 skews have to be specified within the respective FSRs. Each FSR is
obtained by computing the length of two shortest paths in the SCG. After a skew is
specified, two edge weights are required to be updated in the SCG. Since the edge
weights define the lengths of the shortest paths in the SCG, the |V | − 1 FSRs are
required to be computed iteratively.
In [6], a memorized approach was proposed to obtain the shortest paths requested
by the Greedy-UST/DME algorithm. Each shortest paths between any pair of vertices
in the SCG were computed and stored in an all pairs shortest path (APSP) matrix.
The APSP matrix was initialized in O(V 3) using the Floyd-Warshall algorithm [5].
Consequently, any FSR could be obtained in O(1) by querying two entries in the
APSP matrix. Nevertheless, after each of the V − 1 skews are specified, the APSP
matrix is required to be updated to based on the updated SCG. In [6], an O(V 2)
incremental update was proposed. Therefore, the time complexity of the dynamic
scheduling after the initialization is also O(V 3), which in not very scalable.
A overview of static and dynamic clock scheduling is illustrated graphically in
Figure 1.8. A zero skew schedule is shown in Figure 1.8(a) and a useful skew schedule
is displayed in Figure 1.8(b). In Figure 1.8(c), the possible relative arrival times for
a BST are shown. In Figure 1.8(d), the possible relative arrival times for a UST
constructed based on bounded useful skew schedule are shown. The two static point
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(a) Zero-skew schedule 
(b) Useful skew schedule 
(c) Bounded skew schedule


















































Fig. 1.8. A feasible clock schedule can be specified based on static or
dynamic clock scheduling.
schedules and the possible relative arrival times of the two bounded schedules, in
Figure 1.8(a) to (d), are determined by the skew constraints in the SCG before the
tree construction process. In Figure 1.8(e) and (f), the process of dynamic clock
scheduling is illustrated. FSRs are computed based on the shortest paths in the
SCG. Next, a skew is specified within an FSR. After a skew is specified, edge weights
in the SCG are required to be updated and also the FSRs defined by the SCG are
required to be updated, which is illustrated in Figure 1.8(e) and (f).
1.2.6 Providing safety margins to OCV
The setup and hold time constraints in Eq (1.1) and Eq (1.2) are required to be
satisfied even when the clock network is under the influence of OCV.
17
In [6], a uniform safety margin Muser was inserted in each skew constraint before
the tree construction process. Next, the Greedy-UST/DME algorithm was applied to
construct clock trees meeting the skew constraints with the inserted safety margins.
The limitation of the approach is that Muser is upper bounded by M , or no feasible
clock schedule can exist. The magnitude of M is dependent on the skew constraints
of each circuit.
In [17], tailored safety margins were provided in the skew constraints. Instead of
inserting a uniform safety margin prior to the tree construction, the insertion process
was integrated into the tree construction flow. Before a pair of subtrees were merged,
the required safety margin was estimated and inserted in the skew constraints. Using
the technique, safety margins greater than M could be provided in certain skew
constraints. However, the technique may “run-out” of safety margins at the top of
the clock tree.
1.2.7 Clock tree optimization (CTO)
After an initial clock tree has been constructed with safety margins inserted in
the skew constraints (in a CTS phase), some timing constraints may still be violated.
A clock tree optimization (CTO) phase is usually used to remove these violations.
Based on an analytical model, the negative impact of OCV in each skew constraint
can be estimated. Using the estimates, the slack in Eq (1.1) and Eq (1.2) can be
computed. Negative slacks correspond to skew constraint violations and occur when
the skew between a pair of flip flops is too large or too small. The negative slacks are
removed by adjusting the relative arrival times to the sequential elements by inserting
buffers and detour wires in the clock tree [18–21].
In [18], an linear program (LP) formulation was used to compute a set of delay
adjustments. Next, the delay adjustments are realized using delay buffer insertion
at the flip flops, removing the timing violations. In the LP formulation, the space
available for delay buffer insertion was restricted. However, it may be costly to realize
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delay adjustments at the flip flops, i.e., the leaf nodes of the clock tree. In [20, 21],
the resource utilization was reduced by specifying and realizing delay adjustments at
internal nodes of a clock tree.
1.2.8 Multiple corner and multiple mode (MCMM) designs
To model the MCMM problem, a scenario s is constructed for each combination
of the C process corners and the M modes, i.e. a total of |S| = |C||M | scenarios.
The challenge of MCMM designs is that the skew constraints in Eq (1.3) and the
propagation delays through the clock network are different for each scenario.
The clock tree for MCMM designs are typically constructed using an initial clock
tree synthesis (CTS) phase with respect to a default scenario. Next, CTO is per-
formed to remove all skew violations in every scenario. For MCMM designs, clock
tree optimization is critical because it is very challenging to satisfy the timing con-
straints in each scenario during the initial tree construction.
Clock tree optimization for MCMM has been considered in [18–23]. In [19], CTO
is performed on a MCMM design. Delay buffer insertion is used to remove negative
slack violations by realizing positive delay adjustments. In a greedy fashion, the
worst timing violation is considered for legalization. However, a complication is that
when the slack violation is reduced in one scenario, it may lead to new or increased
violation in an other scenario. In [19], this ping-pong effect is avoided as follows: if a
legalization attempt reduces the overall timing violations, i.e. the total negative slack
(TNS), the modification is kept; otherwise the alteration is reversed, and another
modification of the clock network is attempted.
In [20], the linear program that was used to optimize clock trees in a single sce-
nario was extended to MCMM. An LP problem is formulated to determine a set of
delay adjustments for an MCMM design. The delay adjustment allocation problem
becomes difficult in MCMM designs, as only one delay adjustment can be allocated
to each sequential element. However, there may exist conflicting violations in dif-
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ferent scenarios such that positive delay adjustments are required in one scenario
and negative delay adjustments are needed in another scenario. In [20], the delay
adjustments across different scenarios were correlated using a normalizing weight for
each scenario. In [24], the realization of negative delay adjustments was investigated
based on the reconstruction of a buffered topology. The LP formulation in [20] was
adapted to compute the delay adjustments to drive the reconstruction in [24]. In [23],
optimization was performed to reduce the timing differences between different modes
and corners. With the objective to make classical CTO techniques to be employed
more effectively.
Multiple modes are easier to handle than multiple corners because mode control
signals are typically available but it may be costly to generate similar corner control
signals (if even possible). The mode control signals indicate the mode the circuit is
operating in and can be used to configure clock network at run-time to meet different
timing constraints based on the active mode.
In [22, 25, 26], a clock tree was optimized by inserting delay adjustable buffers
(ADBs), which can be configured to realize different delays based on the active mode.
The mode reconfigurable buffers effectively separate the timing constraints of the
different modes such that the violations in each mode can be handled separately.
1.3 Problem definition
The thesis is organized to address the clock tree synthesis (CTS)2 problem with
different levels of complexity in terms of the design constraints included. Three
problem formulations are considered and the third formulation is the most general
form of CTS problem, i.e., the synthesis of clock trees for MCMM designs that are
influenced by OCV. Each formulation considers the problem of constructing a clock
network that delivers a synchronizing clock signal from a source to a set of sequential
elements. The source to sink connections are realized using wires and buffers from
2In the problem definition, CTS is used to denote the full synthesis flow. In parts of the thesis, CTS
may be used to only refer to the tree construction phase.
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a wire and a buffer library. The objective in each of the three problem formulations
is to minimize the capacitive cost of the constructed clock networks. The difference
between the three problem formulations is that different constraints are imposed. The
constraints of three problem formulations are defined as follows:
(1) In the SCSM CTS problem without OCV, each constructed clock network
is required to satisfy skew constraints in a single “nominal” corner and mode.
This formulation is considered in Chapter 2.
(2) In the SCSM CTS problem with OCV, each constructed clock network is
required to satisfy skew constraints in a single “nominal” corner and mode while
the network is subject to the negative influence of OCV. This formulation is
considered in Chapter 3 and Chapter 4.
(3) In the MCMM CTS problem with OCV, each constructed clock network
is required to satisfy skew constraints in multiple corners and multiple modes
while the network is subject to the negative influence of OCV. This formulation
is considered in Chapter 5 and Chapter 6.
In all the formulations, clock scheduling is an integral part of the CTS framework.
The problem of dynamic clock scheduling is solved using sparse-graph algorithms. In
particular, shortest paths are computed using compact auxiliary data structures that
are updated incrementally. In Chapter 7, the problem of clock scheduling is revisited
based on using static bounded useful arrival time constraints.
1.4 Overview of our contributions
In this thesis, contributions3 have been made to the three problems described
in Section 1.3. The developed algorithms result in clock trees with lower resource
utilization while providing better timing yield. As mentioned in the previous section,
3The contributions in this thesis have been published in [27–32] and are subject to copyright held
by IEEE or ACM.
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the thesis gradually considers more complex CTS problem formulations. Similarly, the
proposed synthesis flows are extended to construct clock networks satisfying various
conditions (or design constraints) that translate into performance improvements.
(1) Solutions to the SCSM CTS problem without OCV
Fast clock skew scheduling
A fundamental problem within clock synthesis is to construct clock trees meeting
specified skew constraints, i.e., the SCSM CTS problem without OCV (defined
in Section 1.3). Such useful skew trees can be constructed based on dynamic
clock scheduling [6]. The limitation of the dynamic clock scheduling in earlier
studies is that the scheduling has a time complexity O(V 3), which is not very
scalable. In contrast, we have developed a fast dynamic clock skew scheduler
with a worst case time complexity of O(V 2 log V + V · E) [27], which in prac-
tice is one to two orders of magnitude faster because of an early termination
feature. The run-time improvements are obtained by computing shortest paths
based on sparse-graph algorithms and only computing the shortest paths that
are requested by the synthesis algorithm. The tree construction algorithms in
Chapter 2 to Chapter 6 are guided by the proposed scheduler.
(2) Solutions to the SCSM CTS problem with OCV
Synthesis of clock trees with large tailored safety margins
To provide robustness to OCV, i.e., to address the SCSM CTS problem with
OCV (defined in Section 1.3), the skew constraints can be specified with safety
margins inserted. However, in [6], the maximum uniform safety margin that
can be provided in the skew constraints is bounded. In [17], the safety margins
are tailored to the topology. However, the technique may run-out of safety
margins at the top of the clock tree where they are required the most. In this
thesis, the mentioned drawbacks are overcome by providing robustness to OCV
by combining the use of safety margins with lowering the point of divergence for
certain sequential elements in the tree topology [28]. Moreover, during the tree
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construction, the safety margins are tailored to the tree topology. The approach
is enabled by detecting negative cycles in the SCG and using the fast clock skew
scheduler.
Construction of latency-bounded clock trees
The latency of a clock tree is the maximum delay from the root of the clock tree
to any sequential element. It is well know that clock trees with short latency are
less sensitive to OCV. Therefore, we propose to construct clock trees meeting
latency bounds [31]. The latency bounds translate into that CTO can be applied
more effectively, as there are more margins in the timing constraints after CTS.
The construction is based on introducing a latency constraint graph, which
captures the minimum latency that a clock tree can be constructed with (given
a set of subtrees).
(3) Solutions to the MCMM CTS problem with OCV
Clock tree optimization for MCMM using a reduced slack graph
CTO has been shown to be crucial to closing timing after an initial clock tree
synthesis phase [18–20, 22–24]. Typically a linear program is formulated to
determine a set of delay adjustments. Next, the timing violations are removed
by realizing the delay adjustments.
For SCSM designs, our main contribution to CTO is that the point solution
of an LP formulation is expanded into a range of feasible solutions [30]. The
expansion translates into that delay adjustments of specific magnitudes may be
expanded into delay adjustment ranges. Next, if a delay adjustment is realized
within a delay adjustment range, the timing constraints are satisfied.
To consider the MCMM CTS problem with OCV, a separate slack graph is
introduced for each scenario, to capture the timing slacks of the respective
scenarios. Next, based on delay linearization and dominating skew constraints,
the graphs are reduced to a single reduced slack graph, which allows the CTO
techniques developed for SCSM to directly be applied to MCMM [30].
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Construction of reconfigurable clock trees for MCMM
To apply the tree construction techniques developed for SCSM designs to the
MCMM CTS problem with OCV, the SCGs of all scenarios are compressed into
a single compressed SCG. Scenario compression is applied in similar to scenario
reduction (based on constraint domination and linearization). However, margins
to account for linearization errors are required to be inserted as the compression
is performed before an initial tree construction. Moreover, it may be costly to
compress all the scenarios of a MCMM design into a single scenario. Therefore,
we propose to compress the MCMM problem into a single corner multiple mode
(SCMM) problem [32]. To handle the multiple modes, a reconfigurable clock
tree is proposed [29,32]. Based on the active mode, the top-part of the clock tree
is reconfigured using OR-gates and a single-input multiple-output multiplexer.
The reconfiguration separates the constraints of the different modes.
Finally, we revisit the SCSM CTS problem without OCV based on the use of static
bounded useful arrival time constraints. Static arrival time constraints are an
alternative to the fast clock skew scheduler proposed in the first part of the thesis.
The constraints are slightly more restrictive but each constraint can be queried in
constant time, compared with the O(V log V + E) time complexity of the sparse-
graph-based scheduler. The smaller time complexity allows various tree topologies
to be explored during the construction phase, which translated into reduced resource
utilization.
The remainder of the thesis is organized as follows: in Chapter 2 our dynamic
clock scheduler is presented. Tree construction with the use of large tailored safety
margins is described in Chapter 3. Next, in Chapter 4, we extend the tree construction
to handle latency bounds. In Chapter 5, we outline our contributions to CTO for
MCMM designs. In Chapter 6, the construction of our reconfigurable clock trees
for MCMM designs are presented. Tree construction based on static bounded useful
arrival time constraints is presented in Chapter 7. Lastly, the thesis is concluded with
possible future research directions in Chapter 8.
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2. FAST CLOCK SKEW SCHEDULING
2.1 Introduction
As introduced in Chapter 1, the SCSM CTS problem without OCV is a funda-
mental problem within clock synthesis. This chapter discusses a scalable solution to
this problem based on developing a fast clock skew scheduler. Next, the scheduler is
used to drive the tree synthesis algorithms in Chapter 3, Chapter 4, and Chapter 6,
where the SCSM CTS problem with OCV and the MCMM CTS problem with OCV
are addressed. In Chapter 7, an alternative solution to the fast clock skew scheduler
is presented, to improve scalability further.1
The Greedy-UST/DME algorithm that was introduced in Chapter 1 can be used
to construct clock trees meeting specified skew constraints [6]. The algorithm is based
on integrating tree construction and dynamic clock scheduling. The skew constraints
are captured in a skew constraint graph (SCG) and a clock tree is constructed by
joining subtrees pair-wise to form larger subtrees. The skew constraints are satisfied
if and only if each pair of subtrees are joined such that the skew of each subtree-pair
is specified within a feasible skew range (FSR). Each FSRs is found by computing
two shortest paths in the SCG. Moreover, after each skew is committed, two edge
weights are required to be updated in the SCG, which may change the length of
various shortest paths in the graph.
In [6], the shortest path between every pair of vertices in the SCG were stored
in an all pairs shortest path (APSP) matrix. Using the APSP matrix, the FSR for
each pair of subtrees can be computed in O(1) by querying two entries from the
matrix. However, when a skew is specified and edge weights in the SCG are updated,
the APSP matrix is also required to be updated. The update is performed in O(V 2)
1The contributions in this chapter have been published in [27] c© IEEE 2011.
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using an incremental update. The drawback of the dynamic clock scheduling based on
using an APSP matrix is that the scheduling is not very scalable in terms of memory
or run-time. The approach is practically limited to designs with a few thousand
sequential elements.
We propose a scalable fast clock scheduler to drive the Greedy-UST/DME algo-
rithm. The main innovations of the fast clock scheduler are: (1) Shortest paths are
computed on-the-fly as they are requested by the synthesis algorithm. (2) Sparse-
graph algorithms are utilized to compute the requested shortest paths.
Compared with the clock scheduler in [6], both the memory requirement and the
run-time complexity are improved. By circumventing the use of an APSP matrix,
the memory requirement is reduced from O(V 2) to O(V ). The run-time complexity
is improved based on utilizing that the SCG is sparse.
The experimental results show that the dynamic clock scheduling is indeed the
bottleneck of the Greedy-UST/DME algorithm. The proposed clock scheduler over-
comes this bottleneck and is one to two orders of magnitude faster compared with
schedulers in previous studies.
The remainder of the chapter is organized as follows: the problem formulation
is introduced in Section 2.2. A review of earlier studies and an overview of the
proposed scheduling are given in Section 2.3. The details of dynamic clock scheduling
are described in Section 2.4. The experimental results are presented in Section 2.5
and the chapter is concluded in Section 2.6.
2.2 Problem formulation
The objective of this chapter is to provide a scalable solution to the SCSM CTS
problem without OCV that is introduced in Section 1.3. The problem is approached
by only modifying dynamic clock scheduling part of the Greedy-UST/DME algo-
rithm, which is the bottleneck of the algorithm. Therefore, only the run-time and the
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memory utilization should be different compared with in [6], i.e., the wire length of
the constructed clock trees should be the same as in [6].
Clock scheduling is based on computing shortest paths in a skew constraint graph
SCG, which is an incrementally changing weighted graph. Therefore, we first present
the concept of an SCG that stores skew constraints and skew commitments. (Skew
constraints were earlier introduced in Eq (1.3) in Section 1.1.1.) Next, we present the
dynamic clock scheduling problem in detail.
2.2.1 Skew constraints graph (SCG)
The skew constraints in Eq. (1.3) can be captured in an SCG. In an SCG,
G = (V,E), the vertices V represent the flip flops and the edges E represent the
skew constraints. A directed edge eij with a weight wij = −lij is added from vertex
i to vertex j and a directed edge eji with a weight wji = uij is added from vertex j
to i. In Figure 1.1(b), the SCG of the two flip flop circuit in Figure 1.1(a) is shown.
A feasible clock schedule exists if the SCG does not contain any negative cycles.
2.2.2 Dynamic clock scheduling problem
A related problem to the SCSM CNS problem without OCV is the dynamic clock
scheduling problem. Recall that a clock schedule is a set of relative arrival times
of the clock signal to the clock sinks. In a bottom-up clock synthesis process, the
clock schedule is determined by performing |V | − 1 incremental skew commitments
in an SCG iteratively. Before each skew commitment is made between two flip flops
(or subtrees) a feasible skew range is computed. The skew commitment then narrows
the FSR to a specific skew value, necessitating an operation to update the SCG.
Moreover, to guide the synthesis process, FSRs of subtree-pairs that are spatially
close, or nearest neighbors, are required to be computed, which is performed using
an compute nearest-neighbors’ (NN) feasible skew ranges operation. We define the
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dynamic clock skew scheduling problem to be the problem of performing the following
operations:
The compute-FSR operation calculates the:
FSRij = [−dij, dji], (2.1)
between two subtrees i and j, where dij and dji denote the shortest paths in the SCG
from vertex i to vertex j and from j to i, respectively. If we commit the skew between
i and j, denoted skewij, to be within FSRij, a feasible clock schedule exists.
The compute-NN-FSRs operation computes FSRs of subtree-pairs that are
spatially close. Let k be the number of subtree-pairs that are spatially close. Some
schedulers can perform a compute-NN-FSRs operation to obtain all k FSRs faster
than performing a series of k compute-FSR operations.
The update-SCG operation takes place when we commit the skew between two
vertices, skewij = ti− tj, from an FSR to a particular value, say a. An edge eji, with
weight wji = a is added to the SCG, and an edge eij, with weight wij = −a is added.
The edges ensures that, ti−tj ≤ a and ti−tj ≥ a, or equivalently skewij = ti−tj = a.
Note that the added edges are always a reduction of the existing edge weights (non-
existing edge can be considered to have a edge weight of ∞ [6]).
2.3 Review of earlier studies and overview of proposed scheduling
In this section, we review the details of the Greedy-UST/DME algorithm [6] and
the dynamic clock scheduling in [6]. The section is concluded with an overview of the
dynamic clock scheduling that is proposed in this chapter.
2.3.1 Details of the Greedy-UST/DME algorithm
The Greedy-UST/DME algorithm constructs a UST that satisfies a set of arbitrary
skew constraints. An overview of the algorithm is shown in Algorithm 1 and the calls
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to the clock scheduler are shown in bold. The algorithm is illustrated with an example
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Fig. 2.1. (a) To join the subtrees 1 and 2, the FSR12 is computed and
the FMR12 is constructed. (b) An SCG. (c) The subtrees 1 and 2 are
joined physically. (d) The SCG is updated with the skew commitment
skew12 = 1.
The Greedy-UST/DME algorithm is based on a bottom-up synthesis process in
which a clock tree is constructed by iteratively joining smaller subtrees to form larger
subtrees. The subtrees are placed in a nearest neighbor graph (NNG) and the skew
constraints are captured in an SCG. In an NNG, the distance between two subtrees
is defined to be the wiring cost of merging that pair of subtrees into a larger subtree.
The wiring cost of merging two subtrees depends on the spatial distance, the timing,
and the FSR of the subtree-pair. To compute the distance between different pairs
of subtrees in the NNG, the compute-NN-FSRs operation is used to compute the
required FSRs, which is based on the constraints in the SCG. Iteratively, the subtree-
pairs that are closest in the NNG are selected to be merged. Consider merging
the subtrees 1 and 2 in Figure 2.1(a), with the SCG in Figure 2.1(b). First, the
FSR12 between the two subtrees is computed using the compute-FSR operation in
Eq (2.1). Next, the FSR12 is converted into a feasible merging range (FMR). Since
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the physically joining location of a subtree-pair determines the skew of the pair, the
FMR12 is constructed such that if the subtree-pair is joined physically within the
FMR12, the skew of the subtree-pair will be committed within the FSR12. (The
details of how an FSR is converted to an FMR based on the Elmore delay model
is provided in Chapter 1). From the SCG in Figure 2.1(b) and Eq (2.1), FSR12 =
[−d12, d21] = [−3, 8] and the corresponding FMR12 is shown in Figure 2.1(a). In
Figure 2.1(c), the selected merging location (within the FMR12) happens to result in
a skew commitment of skew12 = 1 (guaranteed to be within the FSR12). Each skew
commitment is equivalent to adding (or updating) two edges in the SCG, which is
performed using the update-SCG operation. In Figure 2.1(d), the edge weights of
the edges e12 and e21 are updated to w12 = −1 and w21 = 1, respectively. Next, the
merging process in the NNG is iterated until the remaining three subtrees have been
joined to a single clock tree.
Algorithm 1 Greedy-UST/DME [6]
Input: Clock pins S, local skew constraints C, and a Clock Scheduler (CS).
Output: A routing topology T satisfying constraints C.
1: Construct SCG G = (V, E) from C and initialize CS.
2: for each merging of subtrees Tu and Tw to form Tv based on a nearest neighbour graph
(NNG) whose cost of merging is based on compute-NN-FSRs do
3: Compute the FSRs of Tu and Tw using compute-FSR
4: Construct the FMRs of Tu and Tw based on the FSRs
5: if Tu is not a clock sink, i.e. with children T1 and T2 then
6: Narrow the FMR of Tu close to the FMR of Tw
7: Update the SCG with the skew commitment using update-SCG
8: Update FSR and FMR of Tw using compute-FSR
9: Perform steps 5 to 7 with u and w exchanged
10: Compute the FSR and FMR of Tv using compute-FSR
11: Perform DME top-down embedding.
12: return: T
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2.3.2 Clock scheduling using the scheduler in [6]
The scheduler in [6] is based on the Floyd-Warshall APSP algorithm [5]. Through-
out the synthesis process an APSP matrix is maintained, storing all the shortest paths
of the SCG. We refer to this scheduler as a scheduler with memory (M-Scheduler)
because an APSP matrix is used. The APSP matrix of the SCG in Figure 2.1(b) is
illustrated in Figure 2.2(a). (In an APSP matrix, the entry (i, j), i.e., the entry in
row i and column j, stores the shortest path dij, i.e., the shortest path from vertex i
to vertex j. For example, the shortest path from vertex 1 to vertex 2 is equal to 3.)

0 3 3 1
8 0 3 1
8 0 0 −2
10 2 5 0


0 −1 2 0
1 0 3 1
1 0 0 −2
3 2 5 0

(a) (b)
Fig. 2.2. (a) APSP matrix of the SCG in Figure 2.1(b). (b) The APSP
matrix of the updated SCG in Figure 2.1(d).
The M-scheduler first initializes the APSP matrix using the Floyd-Warshall al-
gorithm [5]. Using the APSP matrix the M-scheduler can perform Compute-FSR
operations and Compute-NN-FSRs by querying two or 2k entries from the APSP
matrix, respectively. For example, in Figure 2.1(a), the FSR12 = [−3, 8] is computed
by querying the entries (1, 2) and (2, 1) from the APSP matrix in Figure 2.2(a),
which found to be 3 and 8, respectively. After a skew commitment has been made
and edge weights have been updated, the corresponding APSP matrix is required to
be updated. The update is performed using the incremental update in Algorithm 2.
After the skewij = 1 is committed in Figure 2.1(c), the APSP matrix in Figure 2.2(a)
is updated to the APSP matrix in Figure 2.2(b) using Algorithm 2.
31
Algorithm 2 Update-SCG algorithm in [6]
Input: Skew commitment skewfg = a and an outdated APSP matrix D
Output: An updated APSP matrix D
1: Set dfg = −a and dgf = a
2: for each dij , i ∈ V , j ∈ V and i 6= j do
3: Set dij = min{dij , dif − a+ dgj , dig + a+ dfj}
4: return: D
In Table 2.1, we show the run-time of the Greedy-UST/DME application and
the portion of the run-time that is consumed by the clock scheduler in the columns
labeled ttot and ts, respectively. (The details of the benchmark circuits and the
experimental setup are provided in Section 2.5.) Based on the results in the table, it
is observed that a majority of the total run-time of the application is consumed by
the scheduler and that the run-time consumed by the scheduler grows rapidly when
the number of sinks increases. The scalability of the M-scheduler is limited because
the run-time complexity of the update-SCG operation is O(V 2) and it is performed
V − 1 times, yielding a total run-time complexity of O(V 3). The computation on
the initial APSP matrix using Floyd-Warshall is also O(V 3). (The compute-FSR
and compute-NN-FSRs operations are not a bottleneck as they can be performed in
O(1) and O(k), respectively. Here, k is the number of subtree-pairs that are spatially
close.) Naturally, the memory requirement is O(V 2) as an APSP matrix is used, which
restricts the number of sinks to be less than 50, 000 (in our experimental setup).
2.3.3 Proposed clock scheduling
We propose an on-the-fly sparse-graph-based clock scheduler that computes short-
est paths when they are requested by a synthesis application. The computation of the
shortest paths is performed using Dijkstra’s shortest path algorithm and the alter-
native edge weights used in Johnson’s algorithm. The alternate edge weights (which
are all positive) are required to be introduced because Dijkstra’s algorithm cannot
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Table 2.1
Greedy-UST/DME run-times. ttot denotes the total run-time and ts is the
run-time of the scheduler. A ‘-(T)’ or ‘-(M)’ means that the run-time is
more than 15 hours, and the memory is insufficient, respectively.
Circuit Sinks Skew M-Scheduler
constraints ttot ts
(num) (num) (s) (s)
D-1 1000 6000 18 17
D-2 2000 12000 188 187
D-3 5000 30000 2524 2519
D-4 10000 60000 16725 16698
D-5 20000 120000 -(T) -(T)
D-6 50000 300000 -(M) -(M)
D-7 100000 600000 -(M) -(M)
be applied to graphs with negative edge weights. The alternative edge weights are
defined by an auxiliary vector h that stores a single source shortest path (SSSP) so-
lution from a virtual source to each of the vertices in the SCG, yielding a memory
requirement of O(V ).
When a skew commitment is made, the auxiliary vector h is required to be up-
dated. The update is performed using a incremental update that is similar to Dijk-
stra’s algorithm.
2.4 Dynamic clock scheduling
In this section we propose an on-the-fly sparse-graph-based scheduler (FS-scheduler),
which computes a series of shortest paths in an incrementally changing weighted
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graph.2 The FS-scheduler is built based on the selection and combination of different
existing shortest path algorithms and suitable auxiliary data structures [5, 34,35].
2.4.1 The FS-scheduler
The on-the-fly sparse-graph-based scheduler computes shortest paths in the SCG
as they are requested by compute-FSR calls. To enable the use of the Dijkstra’s
algorithm [5] to compute requested shortest paths, the alternative edge weights in
Johnson’s algorithm [5] are used, which translates all the edge weights into non-
negative edge weights.
A virtual source (VS) that is connected to each of the vertices of an SCG with
an virtual edge with a weight of 0 is introduced, which is illustrated in Figure 2.3(a).
The auxiliary virtual source distance vector (VSDV) h that stores the SSSPs from
a virtual source to all the vertices of the SCG. Next, the alternative edge weights
are defined as w̄ij = wij + hi − hj, ∀eij ∈ E, where hi is the shortest path from the
virtual source to the vertex i (stored in the VSDV h) and w̄ij is the alternative non-
negative edge weight for the edge eij. The alternative edge weights for the SCG in
Figure 2.3(a) are shown in Figure 2.3(b) (Note that in our implementation, only the
original edge weights and the VSDV h are stored and the alternative edge weights are
defined implicitly.) The original shortest paths d and the shortest paths defined by
the alternative edge weights d̄, satisfy the following relationship: dij = d̄ij + hj − hi.
Consequently, a shortest path dij can be determined by computing d̄ij using Dijkstra’s
algorithm and the alternative edge weights. Next, d̄ij is translated into dij using the
VSDV h [5].
The VSDV h is required to be maintained updated throughout the scheduling
process. Initially, the auxiliary VSDV h is initialized using the Bellman-Ford [5]
algorithm in O(V E).
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(a) An SCG with a VS           (b) SCG with alternative edge weights
(e) Update of the weight wfg               (f) Update of VSDV h
OUT to h 
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when wfg=4 is updated to wfg=-1
a b c d e f g h
hOUT 0 -1 0 0 0 0 0 -1
h 0 -1 0 0 0 0 -1 -2
(g) Update of VSDV hOUT to VSDV h using the traversal in (f)
Fig. 2.3. (a) An SCG with a virtual source and virtual edges. The VSDV
hOUT of the SCG in (a) is shown in (g). (b) The SCG in (a) is displayed
with the alternative edge weights in Johnson’s algorithm. In (c) and (d),
Dijkstra’s algorithm is used to compute the FSRag. The vertices VFS and
edges EFS are shown in blue. (e) The edge weight wfg = 4 is updated to
wfg = −1. (f) The outdated VSDV hOUT is updated to VSDV h. The
traversed edges EH are shown in dashed red and visited vertices VH are
shown in a solid light red.
Compute-FSR: A compute-FSR call requires the computation of two shortest
paths. Dijkstra’s algorithm is executed twice to compute these two shortest paths
using the alternative edge weights defined by h, as shown in (c) and (d) of Figure 2.3.
In addition, Dijkstra’s algorithm is modified with an trivial early exit procedure.
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If the shortest path dxy is queried, the algorithm terminates after the vertex y is
extracted from the minimum priority queue Q that Dijkstra’s algorithm maintains.
The compute-FSR operation is based on Dijkstra’s algorithm, which has a com-
plexity of O(V log V + E) [5]. However, the early exit procedure may terminate the
algorithm early. EFS ⊆ E and VFS ⊆ V are the edges and vertices visited before the
early exit, as shown in (c) and (d) of Figure 2.3. The complexity of the compute-FSR
operation is O(VFS log V + EFS).
Compute-NN-FSRs: To guide the synthesis process in the selection of which
subtrees that are to be merged, FSRs between subtrees that are spatially close to
each other are required to be computed. Let there be k FSRs that are required to be
computed. A naive method would be to perform k compute-FSR calls in series, which
leads to several executions of Dijkstra’s algorithm from the same vertex. Instead we
execute Dijkstra’s algorithm at most once from each vertex and compute all the
requested shortest paths from that source at the same time, before performing an
early termination.
A FSR is computed with respect to two subtrees. Let K be the set of subtrees
which correspond to all the subtrees involved in the Compute-NN-FSRs operation and
let |K| be the number of subtrees in K with 2 ≤ K ≤ 2k. Then an execution of Dijk-
stra’s algorithm is required from each subtree s ∈ K, each with a run-time complexity




FSK). Let VFSK = ∪s∈KV sFSK and EFSK = ∪s∈KEsFSK then
the compute-NN-FSRs is O(|K|(VFSK log VFSK +EFSK)). The memory requirement
is O(k) to store the computed FSRs.
Update-SCG: When two edges are added to the SCG, the VSDV h may need
to be updated. The VSDV h is updated using the incremental SSSP update in
Algorithm 3 [35].
The incremental update is based on Dijkstra’s algorithm, the main difference is
that the priority queue stores the reduction of length of shortest path (after the change
of an edge weight) from the virtual source to each vertex instead of the actual length
of the shortest path from the virtual source. The reduction of the shortest path to
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vertex v is denoted ∆v. In Algorithm 3, Q is a min-heap based queue and contains
priority-vertex pairs. h is the outdated VSDV and wfg is a decremented edge weight.
The algorithm is illustrated in (e-g) of Figure 2.3.
Algorithm 3 Incremental update of SSSP in [35]
Input: An outdated distance vector h with respect to a source vertex x, and decremented
edge weight wfg
Output: An updated distance vector h
1: enqueue(Q, (0, f)) /∗ (priority, vertex) pair ∗/
2: while Q not empty do
3: (∆u, u) = extractMin(Q)
4: hu = hu + ∆u
5: for v s.t. euv ∈ E do
6: if hv > hu + wuv then
7: improve-or-enqueue(Q, (hu + wuv − hv, v))
8: return: h
Let VH ⊆ V and EH ⊆ E be the vertices and edges visited by the incremen-
tal update algorithm, which are shown red in Figure 2.3(f). The complexity is
O(VH log V + EH) because the update is similar to Dijkstra’s algorithm.
2.4.2 Complexity analysis
In Table 2.2 the complexities for the M- and FS-scheduler to perform the different
operations are summarized. In the table VH ,VFS, VFSK , EH , EFS, and EFSK are
subsets of V and E, respectively, and 2 ≤ K ≤ 2k. From the table, the M-scheduler
and FS-scheduler seem to be suitable for different applications. The M-scheduler
can perform compute-FSR and compute-NN-FSRs operations efficiently, whereas the
FS-scheduler can perform update-SCG operations faster.
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Table 2.2
Overview of the scheduler complexities.
Operation Scheduler
M FS
in [6] in this chapter
Initialization O(V 3) O(V E)
Compute-FSR O(1) O(VFS log V + EFS)
Compute-NN-FSRs O(k) O(K(VFSK log V + EFSK))
Update-SCG O(V 2) O(VH log V + EH)
Memory O(V 2) O(V )
2.5 Experimental results
In this section, we present our experimental results on the SCSM CTS problem
without OCV (or the dynamic clock scheduling problem). Our proposed schedulers
are implemented in C++ and the experiments are performed on a quad core 3.10
GHz Linux machine with 7.7 GiB of memory.
2.5.1 Experimental setup for the SCSM CTS problem without OCV
The SCSM CTS problem without OCV is evaluated in terms of wire length and
run-time. Since the chapter is focused in dynamic clock scheduling, the comparisons
are focused on the run-time results. (By only substituting the dynamic clock sched-
uler in the Greedy-UST/DME algorithm, the wire length results are expected to be
identical.)
Three sets of benchmarks are used to evaluate the proposed FS-scheduler, the
ISCAS89 [36] benchmark suite, a derived (D) benchmark suite based on a 45-nm
technology [37], and a synthesized Open Cores (OC) benchmark suite. The ISCAS89
benchmarks are used to compare our work with the previous work of [6]. We acknowl-
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edge that these ISCAS89 benchmarks are small (see Table 2.3). Therefore, we derive
a set of benchmarks with predefined number of sequential elements to stress-test our
schedulers (see Table 2.1). These benchmarks are constructed with parameters from
a 45 nm technology [37]. Finally, we synthesize a set of Open Cores verilog specifi-
cations [38] with Synopsys DC and Synopsys ICC, using a 32 nm library, to obtain
5 benchmarks with more realistic placement and timing constraints (see Table 2.4).
The derived and Open Cores benchmarks are available online [39].
Table 2.3







Summary of the synthesized Open Cores circuits.
Name Clock Number of Number
period sequential of skew
(ns) elements constraints
msp 12.3 683 44990
fpu 40.0 715 16263
ecg 1.0 7674 63440
aes 1.0 13216 53382
jpeg 1.5 57491 496727
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2.5.2 Comparison with [6] on ISCAS89
In Table 2.5, we compare the performance of our algorithms with the results
reported in [6] in terms of wire length and run-time on the ISCAS89 benchmark
suite. In the table, the wire length results in [6] are normalized with our wire length
results. As we have mimicked their implementation, we expect very similar results
in terms of wire length, as shown in the table. Now that we have established that
our own implementation has similar performance, we will turn our focus on the run-
time. We re-implemented the M-scheduler as the results in [6] are obtained on an
older machine. We show both the run-time of M-scheduler as reported in [6] and the
run-time of our implementation of M-scheduler in Table 2.5. In the remainder, we
show the run-time of our implementation of M-scheduler.
Table 2.5
Comparison of run-time and wire length with [6] on the ISCAS89 bench-
mark. In the table the wire length results in [6] are normalized with our
results. The reported run-times are for the Greedy-UST/DME algorithm.
Run-time in (s) Normalized
wire length
M M FS Greedy-
[6] in this chapter UST/DME
s1423 1 1 1 1.00
s5378 8 1 1 1.01
s15850 288 4 1 0.98
2.5.3 Results on the Derived and Open Cores benchmark suits
In Table 2.6 and Figure 2.4 the run-time results of the Greedy-UST/DME algo-
rithm are reported and illustrated, respectively. In the table, both the total run-time
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Fig. 2.4. Run-time of Greedy-UST/DME algorithm.
and the run-time consumed by the clock scheduler are listed. For the FS-scheduler,
we report the run-time both with and without the NN-FSRs operation enabled.
From the table and the figure, we find that the FS-scheduler seems to be more
scalable compared with the M-scheduler. The FS-scheduler with the NN-FSRs oper-
ation enabled is more than twice as fast as without the NN-FSRs operation enables.
The run-time differences stem from that multiple requested shortest paths can be
computed at the same time, avoiding redundant computations. Nevertheless, even
with the FS-scheduler, the scheduler is consuming a majority of the run-time of the
Greedy-UST/DME application. Based on the run-time complexities, the M- and
FS-scheduler will be advantageous for different applications, depending on the ra-
tio of Compute-FSR and Update-SCG calls. Clearly from the experimental results
the Greedy-UST/DME application falls into the category of applications where the
FS-scheduler seems to be more advantageous. We believe the main reason for that is
that it is costly to maintain all the shortest paths of the SCG, when relatively few
paths are queried using compute-FSR and compute-NN-FSRs operations.
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Table 2.6
Greedy-UST/DME run-times. ttot denotes the total run-time and ts de-
notes the run-time of the scheduler. A ‘-(T)’ or ‘-(M)’ means that the
run-time is more than 15 hours, and the memory is insufficient, respec-
tively.
Circuit M FS
without NN-FSRs with NN-FSRs
ttot ts ttot ts ttot ts
(s) (s) (s) (s) (s) (s)
D-1 18 17 2 2 1 1
D-2 188 187 7 7 5 5
D-3 2524 2519 9 6 5 3
D-4 16725 16698 44 34 17 13
D-5 -(T) -(T) 164 111 85 62
D-6 -(M) -(M) 2112 1662 687 468
D-7 -(M) -(M) 9534 7706 4359 3493
msp 4 4 3 2 1 1
fpu 6 5 3 2 2 1
ecg 8105 7902 121 112 68 63
aes 38037 37979 657 63 358 343
jpeg -(M) -(M) 8985 8364 4262 3956
2.6 Summary and conclusions
In this chapter, a scalable solution to the SCSM CTS problem without OCV has
been presented. The solution is based on developing a fast dynamic clock scheduler
that improves the scalability of the Greedy-UST/DME algorithm. The proposed
FS-scheduler is one to two orders of magnitude faster compared with schedulers in
earlier studies.
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Furthermore, the proposed scheduler is used to drive the tree construction al-
gorithms proposed in Chapter 3, Chapter 4, and Chapter 6 where the SCSM CTS
problem with OCV and the MCMM CTS problem with OCV are addressed.
In Chapter 7, an alternative solution to the SCSM CTS problem is presented
based on tree construction using static bounded useful arrival time constraints. The
approach is based on specifying ranges of relative arrival times, in similar to in [57],
which is illustrated in Figure 1.8(d) in Chapter 1.
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3. SYNTHESIS OF CLOCK TREES WITH LARGE
TAILORED SAFETY MARGINS
3.1 Introduction
This chapter is concentrated on providing solutions to the SCSM CTS problem
with OCV. The problem of meeting skew constraints under OCV was emphasized
in two clock contests organized by the International Symposium of Physical Design
(ISPD) in 2009 and 2010 [37, 40]. For a clock tree to satisfy skew constraints while
under the influence of negative OCV, the key idea is to construct the clock tree
with adequate safety margins provided in the skew constraints. In this chapter, a
tree construction framework is presented that is based on inserting large tailored
safety margins (proposed in this chapter), the Greedy-UST/DME algorithm (that
was introduced in Chapter 1), and the fast clock scheduler (presented in Chapter 2).1
In [2], it was shown that there exists a maximum uniform safety margin M that
can be inserted uniformly in the skew constraints. In [6], a user specified uniform
safety margin Muser ≤ M was inserted, which resulted in a smooth trade-off be-
tween capacitive cost and robustness to variations. In [17], safety margins of different
magnitudes were inserted in different skew constraints during the construction of a
clock tree. Smaller safety margins were inserted closer to the bottom of the tree and
larger safety margins were attempted to be inserted closer to the top of the tree. The
drawbacks of [6] and [17] is that yield loss may be suffered due to inadequate safety
margins in certain skew constraints.
We propose a framework to construct useful skew clock trees with large tailored
safety margins (UST-LTSM). The main innovations of the framework are: (1) Ro-
bustness to variations is provided by combining the use of safety margins and placing
1Part of the contributions in this chapter have been published in [28] with copyright held by ACM.
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A B A B
(a) (b)
Fig. 3.1. Sequential elements A and B have tight skew constraints. If A
and B are distant in the topology, as in (a), the safety margin may be
inadequate. The two elements should be placed closer, as in (b), in the
topology.
certain sequential elements close in the tree topology to lower the point of divergence.
(2) The inserted safety margins are tailored to the tree topology by reducing safety
margins that are larger than required throughout the synthesis process.
We overcome the limitation of Muser ≤ M in [6]. Specifically, we ensure that the
full safety margin Muser is provided in a majority of the skew constraints and in skew
constraints were it is impossible to provide a safety margin Muser, a safety margin
of at least M is provided and the corresponding sequential elements are clustered
early in the tree construction process. Compared with the tailoring of safety margins
in [17], our tailoring techniques can never “run-out” of safety margin at the top of the
clock tree. Moreover, we avoid constructing tree topologies where an adequate safety
margin can never be provided in certain tight skew constraints, as is illustrated in
Figure 3.1. The experimental results show that on a benchmark circuit with 13, 216
sequential elements, the framework provides a yield of 97%.
The remainder of the chapter is organized as follows: the problem formulation
is introduced in Section 3.2. Previous studies and an overview of the proposed
UST-LTSM framework is presented in in Section 3.3. The details of the UST-LTSM
framework are given in Section 3.4. Finally, the experimental results are explained in
Section 3.5 and the chapter is concluded in Section 3.6.
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3.2 Problem formulation
This chapter considers the SCSM CTS problem with OCV that is introduced in
Section 1.3. (The details of the Monte Carlo framework that is used to evaluate the
SCSM CTS problem with OCV is given in Section 3.5.1.)
For a clock tree to be able to satisfy timing constraints while under the influence
of variations, safety margins are required to be provided in the skew constraints. To
provide a (non-negative) safety margin to variations, the skew constraints in Eq. (1.3)
can be tightened with non-uniform safety margins mji and mij, respectively, to obtain:
lij +mji ≤ skewij ≤ uij −mij (3.1)
Therefore, the SCSM CTS problem with OCV becomes the problem of construct-
ing a clock tree with adequate safety margins provided in the skew constraints, as
detailed in Eq. (3.1). In particular, the safety margins mij and mji in the skew con-
straints between FFi and FFj must be larger than the maximum skew that can be
caused by variations between the two flip flops.
The challenge is that inserting an safety margin in a skew constraint corresponds
to reducing the weight of an edge in the SCG, which may lead to the creation of a
negative cycle(s). Recall that negative cycles imply that no feasible clock schedule
exists (with the specified safety margins inserted).
3.3 Review of safety margins, earlier studies, and an overview of the
proposed UST-LTSM framework
In this section, we first discuss the insertion of safety margins in general. Next, the
insertion of safety margins in [6] and [17] is reviewed. Lastly, the section is concluded
with an overview of the proposed UST-LTSM framework.
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3.3.1 Insertion of safety margins
The amount of safety margin that can be inserted in a single skew constraint is
not limited by the skew constraint itself. The arrival time between the two sinks of
a skew constraint can be skewed arbitrarily, to create a large safety margin. It is the
total amount of safety margin that can be inserted in every cycle of skew constraints
that is limited, as explained below.
Consider an arbitrary cycle C = (v1, v2), (v2, v3), . . . , (vn−1, vn), (vn, v1), where vi,
1 ≤ i ≤ n, are vertices in the SCG for Eq. (3.1). Each edge in the SCG represents an
inequality constraint ti − tj ≤ wji −mij. Let |C| = n be the number of edges in the
cycle C and WC =
∑
(i,j)∈C wji. By summing the inequality constraints corresponding
to a cycle C, we obtain Eq. (3.2), which can be reformulated into Eq. (3.3).∑
(i,j)∈C






mij ≤ WC . (3.3)
Eq. (3.3) specifies that the maximum safety margin that can be allocated across a
cycle in total is at most WC . The ratio WC/|C| is defined to the the average margin
MC of a cycle. We also define the maximum margin M
max
ij of an edge eij as follows:
Consider all cycles that the edge eij participates in. The M
max
ij of the edge eij is the
minimum of the average margin of all these cycles. Note that the minimum of the
maximum margins of all edges is the maximum uniform safety margin M in [2]. We
exemplify these notations using the SCG in Figure 2.1(b). Let Ct denote a specific
cycle and in particular let C1 = (2, 3), (3, 4), (4, 2). For the cycle C1, WC1 = 3 and
MC1 = 1. Moreover, since the cycle C1 is the cycle with the smallest average margin
of all the cycles in the SCG, the maximum margin of the edges e23, e34, and e42, are
Mmax23 = 1, M
max
34 = 1, and M
max
42 = 1, respectively. Furthermore, the maximum
uniform safety margin M = 1.
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3.3.2 Review of insertion of safety margins in [6] and [17]
In [6], a user specified safety margin Muser was imposed uniformly on all the
skew constraints. A smooth trade-off between cost and robustness was obtained for
different values of the safety margin Muser. A limitation is that the user specified
safety margin Muser is required to be no greater than the maximum uniform safety
margin M in [2], or negative cycles are created in the SCG, which yields an infeasible
clock schedule.
The case of Muser > M is of particular interest for modern designs with tight skew
constraints. In [17], the problem of providing such large safety margins was consid-
ered. In that work, the safety margins were dynamically added during the bottom-up
process of constructing a clock tree. In the synthesis process, which consists of itera-
tive merging of subtrees, the required safety margin between two subtrees is computed
and inserted when two subtrees are joined to form larger subtree. Effectively, the ap-
proach inserts small safety margins at the bottom of the topology and large safety
margins near the root node. In a sense, the algorithm non-uniformly distributes the
total available margin MC in each cycle in the SCG such that smaller safety margins
are inserted at the bottom of the tree, potentially leaving larger margins for the top
of the tree.
The first drawback of the approach is that all the safety margins may be completely
utilized at the bottom of the clock tree, leaving none at the top, where it is needed
the most. The second drawback is that for some pair of sinks, it may not be possible
to insert a safety margin greater than M . Consider a cycle C with an average margin
of M and |C| = 2. As the cycle is of length 2, it is not possible to skew the margin
in the cycle. Therefore, the maximum safety margin between the pair of sinks will be
M , no matter how the other safety margins are inserted in the tree. The algorithm
in [17] did not consider this aspect of the problem and could therefore not guarantee
that such sink pairs be joined with adequate safety margins. In particular, if the sink
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pair is joined at the root of the clock tree, as shown in Figure 3.1(a), the available
safety margin may not be sufficient.
Based on this argument we conclude that to ensure safety margins Muser > M at
the root of the tree topology the problem of inserting safety margins is not separable
from the choice of the tree topology.
3.3.3 Overview of the proposed UST-LTSM framework
We propose the UST-LTSM framework that is designed to satisfy all skew con-
straints where the skew caused by variations is less than Muser.
The main idea is to divide edges in the SCG (or skew constraints) into loose and
tight edges (constraints). We refer to edges eij, (i, j) ∈ E, with a maximum margin of
Mmaxij < Muser as tight edges or tight skew constraints. In the pre-tree construction
phase, a safety margin of Muser is directly inserted in the loose skew constraints, which
is a majority of the skew constraints. (These skew constraints do not require further
consideration.) In the case of tight skew constraints, the full safety margin Muser
cannot be provided. Instead, a safety margin of at least M is inserted. Moreover, the
sinks corresponding to these skew constraints are clustered to ensure that they are
placed close in the tree topology, as shown in Figure 3.1(b). It is well known that the
variations-induced skew between a pair of sinks that are close in the topology is less
than that of sinks that are distant in the tree because of a lower point of divergence.
Note that the insertion is equivalent to the approach in [6] for Muser ≤M . However,
in contrast to [6], we are not limited to Muser ≤M .
Furthermore, as topological commitments are made during the tree construction
phase, the amount of safety margin that is required in certain skew constraints can be
determined, allowing the inserted safety margins in these constraints to be reduced,
or tailored to the tree topology. We propose two methods to perform such tailoring,
either directly when two subtrees are merged, or by reconstructing subtrees. In
contrast to earlier studies, both methods are based on incrementally reducing the
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inserted safety margin. Earlier studies are based on incrementally inserting safety
margins.
3.4 The Proposed UST-LTSM Framework
The flow of the proposed UST-LTSM framework is shown in Figure 3.2 and il-
lustrated with an example in Figure 3.3. The UST-LTSM framework takes an input
design with skew constraints and a user specified safety margin Muser, and constructs
a useful skew clock tree with large tailored safety margins.
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Fig. 3.2. The flow for the proposed UST-LTSM framework.
A user specified safety margin Muser is introduced to all the skew constraints in
the SCG constructed from Eq. (1.3) (note that this is the set of constraints without
safety margins). Inserting a safety margin is equivalent to decreasing the weight of
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  (a) SCG       (b) SCG with a Muser inserted
(f) Tree from C2   (g) Tree from sinks of C1 and tree of C2
(c) Negative cycle   (d) Reduction of safety margin  (e) Create clusters
Fig. 3.3. Illustration of the proposed UST-LTSM framework.
Muser = 2 is inserted to the skew constraints in the SCG in (a) to form the updated
SCG in (b). Note that the original SCG in Figure 3.3(a) has a maximum uniform
safety margin M = 1. All cycles with an average margin of less than Muser will now
become negative. As Muser > M , at least one negative cycle will be created, i.e., no
feasible clock schedule exists.
To recover a feasible clock schedule, all the created negative cycles must be re-
moved by increasing the weights of the edges in the cycle, i.e., reducing the safety
margins. A feasible clock schedule is recovered when we reduce the safety margin of
each edge eij to its respective maximum margin M
max
ij , as defined in Section 3.3.1.
In Figure 3.3(c), a negative cycle is illustrated and after the safety margins on the
edges have been reduced, the non-negative cycle in Figure 3.3(d) is obtained. The
negative cycle detection is detailed in Section 3.4.1 and reduction of safety margin is
explained in Section 3.4.2.
After all the negative cycles have been removed, all the loose edges have a safety
margin of Muser and all the tight edges have safety margins less than Muser, but at
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least M . As the safety margins have been reduced for tight edges, the corresponding
sinks to these skew constraints should be placed close in the topology to lower the
point of divergence. We join such pairs of sinks before we construct the remainder of
the clock tree to ensure a low point of divergence for these sinks in the tree topology.
To facilitate that, we cluster all sinks in a cycle of tight edges together. If two
clusters share some common sinks, the two clusters are grouped together to form a
larger cluster. (There are other ways of clustering sinks. We choose to group clusters
together because only a limited number of clusters are found for the circuits we have
considered. Moreover, each cluster contains only a few sinks.) All other sinks not in
any negative cycles are grouped together to form another cluster C1.
In Figure 3.3(e), we show two clusters: C2 is formed by the three sinks in the
cycle of tight edges, and C1 contains a singleton sink. In reality, we expect |C1| to be
much larger.
Assume that N sink clusters C1, . . . , CN have been formed. Next, N − 1 clock
trees are constructed, one for each of the clusters C2, . . . , CN , using the sinks of the
respective clusters, which is shown in Figure 3.3(f). Note that the constructed clock
trees may contain buffers (as shown in Figure 3.3(f)). Next, a clock tree is constructed
using the sinks of cluster C1 and the N − 1 trees obtained for clusters C2, . . . , CN ,
which is shown in Figure 3.3(g). Furthermore, while constructing the clock trees, for
the respective clusters, the inserted safety margins are tailored based on topological
commitments. The details of the construction of the buffered USTs with tailored
safety margins is provided in Section 3.4.3.
A limitation of the proposed safety margin insertion scheme is that for designs
with extremely uniform and regular skew constraints, such an approach would not
be particularly advantageous. For such designs, there is only one cluster, and the
Greedy-UST/DME approach [6] would suffice. However, in the synthesized designs
from [38], the slacks in the timing constraints are rather non-uniform. The details of
the synthesized designs are provided in Table 2.4.
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3.4.1 Detection of Negative Cycles
The negative cycle detection (NCD) problem is that of determining if an SCG
contains a negative cycle and if any such negative cycles exists, find one such cycle.
The general NCD problem has been studied extensively and an excellent review of
several efficient algorithms using different auxiliary data structures is provided in [41].
We use a practical approach based on the Bellman-Ford algorithm [5] to solve
the NCD problem with a worst case run-time complexity of O(V E). However, our
algorithm performs much better than O(V E) on the average because it contains two
early termination features.
When no negative cycles exist, the Bellman-Ford algorithm can terminate early if
no shortest paths are updated in successive iterations [5]. It is also known that if a
graph contains a negative cycle, there is a chance that the cycle can be detected before
V iterations of edge relaxations, by tracing predecessors from a vertex v, especially
when the cycle size is small [41]. Therefore, the algorithm can again terminate early.
The two early termination methods are incorporated into the Bellman-Ford algorithm.
3.4.2 Reduction of safety margin from edges in negative cycles
A negative cycle in the SCG indicates that no feasible clock schedule exists, i.e.,
some or all the edges in the cycle have been allocated infeasible safety margins higher
than the maximum margin of each respective edge. Note that this situation was
intentionally created by inserting safety margin Muser on all the edges. To remove
the negative cycle, safety margin equal to the magnitude of the total weight of the
negative cycle must be reduced from the edges of the cycle. Two techniques can be
considered to distribute the reduction of the safety margins across the edges of the
cycle:
• Reduce the safety margin uniformly from all edges of the negative cycle.
• Reduce the safety margin non-uniformly from the edges in the negative cycle.
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The first approach maximizes the minimum safety margin in the skew constraints
of the cycle. Using the first method it is straightforward to reduce the amount of
safety margin on the edges of the cycle. By definition, we can guarantee that all
edges will have a safety margin m, with M ≤ m < Muser. The second method
reduces the safety margin from fewer edges, which may result in fewer tight edges
and smaller clusters.
For the synthesized circuits in [38], the cycles typically contain only a few edges.
Therefore, we used only the first approach. However, for circuits with large cycles,
we believe that the second approach could be more flexible and effective.
3.4.3 Construction of buffered USTs with tailored safety margins
In this section, we give an outline how we construct our buffered useful-skew
trees with tailored safety margins. An outline of the flow for the tree construction is
given in Figure 3.4. Our clock trees are constructed buffer stage by buffer stage. The
merging process of the Greedy-UST/DME algorithm together with the stem wire and
buffer insertion in [6, 15, 16] form the core of our proposed flow for the construction
of one buffered stage. The core flow is extended two optional techniques of tailoring
the safety margins to the topology. This section is focused on these optional tailoring
techniques. First, we provide a brief overview of the core of the flow.
A buffer stage consists of a number of subtrees each driven by a buffer. The
input to the construction of a buffer stage is either the clock sinks or the buffers
driving the subtrees of the downstream buffer stage. In the merging process, larger
subtrees are formed by iteratively pairwise merging smaller subtrees together. The
selection of the subtrees that are to be merged is done using a NNG where the
distance between two subtrees is defined to be the wiring cost of merging that pair
of subtrees. The wiring cost of merging two subtrees is computed based on the
spatial distance, the timing, and the FSR of the pair. If no detour wiring is required,
the wiring cost is equal to the Manhattan distance between the subtrees, otherwise
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Fig. 3.4. The flow for the construction of buffered USTs with tailored
safety margins.
the wiring cost is equal to the Manhattan distance plus the length of the detour
wiring [6]. (Detour wiring is needed when the relative timing of the subtrees is
required to be adjusted to meet the skew constraints captured by the FSR.) The
length of the required detour wiring is computed analytically using the Elmore delay
model as in [6]. However, it is time consuming to compute the distance of each
subtree-pair. Therefore, only the distance between subtree-pairs that are spatially
close (or neighbors) are computed, as the distances between these subtree-pairs are
expected to be small. These neighboring subtree pairs are determined based on
Delaunay triangulation [42]. Given a Delaunay triangulation, we define two subtrees
to be neighbors if they are separated by three or fewer edges in the triangulation.
(An equally good alternative is to use the partitioning method in [6].) To compute
the distances between the neighboring subtree-pairs, the required FSRs are computed
using the Compute-NN-FSRs operation. Next, the subtree-pairs that are closest in
the NNG are selected to be merged.
The merging process of the selected subtree pairs is guided by the compute-FSR
and update-SCG operations as detailed in Algorithm 1 in Section 2.3.2.
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After two subtrees Tu and Tw have been merged to form a single subtree Tv, the
10% to 90% transition time, is evaluated. If the transition time of Tv is greater than a
transition time constraint Stran, the two subtrees Tu and Tw are unmerged and locked
from further merging. After all the subtrees have been locked, a piece of stem wire
is extended from the root of every locked subtree (as in [15, 16]). Next, a buffer is
inserted to drive each subtree through the inserted stem wire. Iteratively, the merging
in the NNG and buffer insertion are performed until all subtrees have been merged
to a single tree.
Now, we present the proposed optional techniques of tailoring the safety margins
to the tree topology. Our tailoring of the safety margins is based on incrementally
reducing the safety margin that was inserted in the pre-tree construction phase. The
main advantage of the proposed approach compared with the incremental insertion of
safety margins, in [17], is that we cannot run out of safety margins. The first tailoring
method tailors safety margin when two subtrees are merged (similar to in [17]). The
second method is based on reconstructing a subtree in order to tailor the safety
margins in many skew constraints, at the same time. However, we do not apply the
two optional tailoring methods simultaneously.
Tailoring of safety margins prior to merging subtrees
This technique is applied when two subtrees are merged (In line 6 of Algorithm 1
in Section 2.3.2). The maximum negative degradation that can be introduced by
variations in skew constraints between sinks in the two subtrees is estimated. The
estimation is performed by computing the maximum root-to-sink delay of the subtrees
that are about to be merged. Next, the degradation is determined as the sum of
the maximum root-to-sink delay of the two subtrees multiplied by a factor p. (The
factor p is set to 0.075 based on an empirical study to trade off cost and robustness.)
Next, the safety margin on the edges in the SCG between sinks residing in the two
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respective subtrees are set to the minimum of the currently inserted safety margin
and the estimated required safety margin.
Reducing the safety margin corresponds to increasing edge weights in the SCG (see
Eq. (3.1)), which in-turn elongates the shortest paths that define the FSRs, resulting
in expanded FSRs and reduced wiring costs.
Tailoring of safety margins using subtree reconstruction
The reconstruction technique is applied to each of the subtrees formed in the
merging step. An outline of the reconstruction of a single subtree is provided in
Algorithm 4.
The reconstruction step is only performed on the part of a subtree that was con-
structed during the last merging process, i.e., subtree constructed above the last
inserted buffers or the clock sinks, both referred to as stage sinks. The reconstruction
is performed by collecting the stage sinks of the subtree that is about to be recon-
structed. Next, the maximum safety margin that is required in the skew constraints
between the collected stage sinks is estimated; we refer to this safety margin as Mest.
The estimation is performed similarly as in the previous section, the difference is that
the estimate of the safety margin is based on the root-to-sink delay of the subtree that
is about to be reconstructed. Next, the safety margin in each of the skew constraints
spanning between the sinks of the subtree is set to the minimum of the estimate of
the required safety margin Mest and the currently inserted safety margin. Lastly,
the collected stage sinks of the subtree are inserted into an NNG and the subtree is
reconstructed.
After the reconstruction the wiring cost of the initial subtree is compared with
the reconstructed subtree in terms of wiring cost, i.e., wire length. The subtree of
least cost is kept. If the initial subtree is kept, the SCG is restored to the state
before the reconstruction was applied. Naturally, if the sinks of the subtree cannot
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be reconstructed to a subtree without violating the transition time constraint, the
initial subtree is kept.
After all the subtrees have been reconstructed, we apply the merging process again
to the reconstructed subtrees. As some subtrees may have been reconstructed with
smaller wiring cost, it may be possible to perform additional merges, reducing the
number of subtrees that are required to be buffered. Based on a run-time performance
trade-off, we apply the subtree reconstruction only once in the construction of each
stage (although it is possible to apply the reconstruction iteratively).
Algorithm 4 Reconstruction of a subtree.
Input: A subtree Sin and the SCG.
Output: A possibly reconstructed subtree S and updated SCG.
1: U = Collect the stage sinks of Sin.
2: Estimate the required safety margin Mest
3: for each edge (v, u) s.t. v, u ∈ Sin do
4: In the SCG, set the safety margin in the skew constraint from v to u to min of the
currently inserted safety margin and Mest.
5: Srecon = build subtree from NNG with stage sinks in U
6: if wireCost(Srecon) < wireCost(Sold) then
7: return: Srecon and updated SCG
8: return: keep Sin and reverse changes to SCG.
A limitation of the LTSM framework is that the size of a buffered UST constructed
from a cluster with a large number of sinks may be large, i.e., the point of divergence
for certain sink-pairs residing in the same cluster may be high. As a result, timing
violations may occur in timing constraints where an adequate safety margin is not
inserted. However, on the considered circuits, there are only few sinks in the clusters
where the full safety margin Muser is not provided, i.e., the clusters C2 to CN .
58
3.5 Evaluation of the UST-LTSM framework
3.5.1 Experimental setup for the SCSM CTS problem with OCV
The same machine that was used to evaluate the SCSM CTS problem without
OCV (or the clock scheduling) in Chapter 2 is used to obtain the results in this section.
We use a scaled version of the ISCAS89 benchmark suite and the Open Cores bench-
mark suite in our evaluation (see Table 2.3 and Table 2.4). The ISCAS89 benchmark
suite is scaled because the skew constraints in that suite are too loose to be represen-
tative of today’s designs with tight skew constraints. The scaled ISCAS benchmarks
are obtained by scaling the ISCAS89 circuits in terms of physical locations of the
sinks, the load capacitances, propagation delays, and operating frequency based on
the ITRS road-map. The benchmarks are available in an online repository [39].
To evaluate the synthesized USTs robustness to variations, i.e., the SCSM CTS
problem with OCV, an adoption of the Monte Carlo simulation framework in the ISPD
2010 contest [37] is used. In the Monte Carlo simulation framework, constructed clock
trees are affected by OCV in the form of wire width variations (±5%) and supply
voltage variations (±7.5%) around the respective nominal values, as in the ISPD 2010
contest. In addition, we extend the OCV model to also include temperature variations
(±15%), and channel length variations (±5%) around the nominal respective values.
Moreover, all the variations are assumed to exhibit spatial correlation using a 5-
level quad-tree model [43]. The variations are evenly assigned to the bottom three
levels of the quad-tree. The variations in each level of the quad-tree are generated
using a uniform distribution. This is an improvement over the ISPD 2010 contest
variations model where the variations exhibited no spatial correlation. It is also
an improvement over the variations model in [16] where devices placed at the same
location experienced the same voltage variations. We assume the same technology
parameters for the devices and wires in the ISPD 2010 contest [37]. Timing evaluation
of the constructed clock trees is performed using a stage-by-stage SPICE simulation
approach using transition time propagation [44].
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The skew performance of each clock network is evaluated using its yield and timing
slack. Given the actual timing obtained through simulation, we define the slack in
the setup and hold time constraints in Eq. (1.3) to be uij − skewij and skewij − lij,
respectively. Positive slacks imply that the constraints are satisfied while negative
slacks correspond to constraint violations. The transition time constraint Stran is set
to 100 ps.
The yield is measured by simulating each clock network with 500 Monte Carlo
simulations, with the OCV variations applied as specified earlier. Each Monte Carlo
simulation represents a testing of a chip. If all the skew constraints and the transition
time constraints are satisfied, we classify the tested chip as a good chip. The yield is
obtained by dividing the number of good chips by the total number of chips tested.
The 95%-slack is obtained by recording the worst slack in each Monte Carlo simu-
lation. The 95%-slack is defined to be the 95%-tile of the 500 worst slacks (ordered
in descending order). We also report the capacitive cost as this correlates with the
power consumption of the clock network. The run-times of the synthesis tool are
given in the columns labeled “Run-time” in the tables.
We introduce the following acronyms for the different structures proposed in this
chapter and in [6, 15, 17]. The approach of constructing a clock tree with uniform
safety margins in [6], is denoted USM. The method of narrowing the FSRs to provide
safety margins in [17] is denoted NSM. (Note that this is our reimplementation of
the work in [17], as the original source code is not available.) We also construct
a buffered zero skew tree (ZST), using a method similar to that in [15]. Next, we
describe the structures constructed using the UST-LTSM framework. The baseline
structure constructed by the framework is the large safety margin (LSM) structure and
it is constructed using only negative cycle detection and clustering. By deactivating
the clustering (no clustering) but inserting the same safety margins the NC-LSM
structure is obtained. P-LSM is the LSM structure combined with the tailoring of
safety margins prior to merging subtrees. R-LSM is the structure obtained when the
LSM structure is combined with subtree reconstruction tailoring technique.
60
We assume that the user specified safety margin Muser will never be larger than
Mmaxuser = 50 ps. If a benchmark circuit has M > M
max
user , we say the circuit has loose
skew constraints; otherwise, we say that the benchmark circuit has tight skew con-
straints. The benchmark circuits scaled s1423, scaled s5378, msp, fpu, aes, and jpeg
have loose skew constraints and scaled s15850 and ecg have tight skew constraints.
The maximum uniform safety margins for scaled s15850 and ecg are M = 27 ps and
M = 15 ps, respectively.
The experimental results for the benchmark circuits with loose skew constraints
are presented in Table 3.1. The structures that are compared are USM, NSM, ZST,
LSM, P-LSM and R-LSM. The structures USM and LSM are constructed with a
safety margins of 0 and 50 ps and the structures P-LSM and R-LSM are constructed
with a safety margin of 50 ps. Note that the LSM structure is equivalent to the USM
method on benchmarks with loose design constraints and they are therefore denoted
LSM/USM.
3.5.2 Designs with loose skew constraints
In Table 3.1, we observe that all the different methods can achieve a yield of 100%
on the benchmark circuits scaled s1423, scaled s5378, msp, and fpu. The capacitive
cost on these benchmark circuits is also similar, except that the ZST is significantly
more expensive. This demonstrates that the proposed framework can reduce the cost
by taking advantage of the non-uniform skew constraints, a main contribution of [6].
Moreover, the two techniques of tailoring the safety margins to the tree topology have
minor, or no, impact on the yield or the capacitive cost. This is because the skew
constraints are not very restrictive and therefore there is no need to tailor the safety
margins to the tree topology.
On benchmark circuits aes and jpeg, the largest two circuits, none of the structure
obtain a yield of 100% and the differences in capacitive cost between certain structures
are quite substantial. To facilitate a more detailed comparison, we construct the
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Table 3.1
Performance of the USTs constructed for benchmark circuits with loose
skew constraints.
BM Name Safety Yield 95%- Cap Time
margin slack
(ps) (%) (ps) (pF) (s)
scaled ZST n/a 100 140.0 4.59 44
s1423 NSM n/a 100 140.0 3.41 74
LSM/USM 0 100 140.0 3.41 17
LSM/USM 50 100 140.0 3.41 19
P-LSM 50 100 140.0 3.41 19
R-LSM 50 100 140.0 3.53 55
scaled ZST n/a 100 12.9 6.78 76
s5378 NSM n/a 100 12.9 5.71 116
LSM/USM 0 100 12.9 5.71 33
LSM/USM 50 100 38.9 8.52 72
P-LSM 50 100 25.0 8.04 112
R-LSM 50 100 37.7 7.99 433
msp ZST n/a 100 80.0 2.32 27
NSM n/a 100 80.0 1.81 60
LSM/USM 0 100 80.0 1.81 21
LSM/USM 50 100 80.0 1.81 26
P-LSM 50 100 80.0 1.81 58
R-LSM 50 100 80.0 1.76 56
fpu ZST n/a 100 50.0 2.90 59
NSM n/a 100 50.0 2.07 70
LSM/USM 0 100 50.0 2.07 25
LSM/USM 50 100 50.0 2.07 26
P-LSM 50 100 50.0 2.07 67
R-LSM 50 100 50.0 2.11 60
aes ZST n/a 0 -18.9 40.91 1855
NSM n/a 0 -29.6 125.16 5011
LSM/USM 0 0 -25.3 39.99 1727
LSM/USM 50 95 -0.5 368.86 10294
P-LSM 50 96 1.3 376.44 15936
R-LSM 50 97 5.3 250.20 7396
jpeg ZST n/a 0 -31.0 150.76 43417
NSM n/a 0 -28.2 144.86 25769
LSM/USM 0 0 -24.9 129.63 25793
LSM/USM 50 92 -4.9 377.44 44599
P-LSM 50 89 -14.8 385.14 183107
R-LSM 50 93 -6.8 301.46 104549
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USM/LSM, P-LSM, and R-LSM structures with a user specified safety margin of 0,
10, 20, 30, 40, and 50. The results are presented in Table 3.2 and Figure 3.5. It is
observed that neither the ZST nor the NSM structure can obtain an adequate yield
on the circuits aes and jpeg. The ZST cannot obtain high yield because useful skew
is required in certain skew constraints. The yield loss of the NSM structure [17] is
caused by the lack of safety margin at the top of the tree (confirmed experimentally).
The LSM/USM, P-LSM, R-LSM structures smoothly trade-off yield and capac-
itive cost by increasing the user specified safety margin. Moreover, the tailoring
techniques have minor, or no, impact on the yield. For the same safety margin Muser,
the yield of the LSM/USM, P-LSM, and R-LSM structures are similar. This is also
expected because the tailoring techniques are aimed at reducing the capacitive cost
without negatively affecting the yield. Furthermore, the technique of adjusting safety
margins prior to merging subtrees has a marginal impact on the total capacitive cost.
(The capacitive cost of the P-LSM is lower than that of the LSM/USM structure
for certain values of the user specified safety margin and higher for other values.)
However, the technique of tailoring the safety margins by reconstruction is effective
and successfully reduces the capacitive cost substantially. We believe that the supe-
riority of the tailoring in the R-LSM structure over the P-LSM structure is because
the tailoring technique based on subtree reconstruction is capable of capturing more
information about the topology at once, and can therefore perform the tailoring of the
safety margins more effectively. (We have investigated combining the two tailoring
techniques together. However, combining the two techniques results in longer run-
times and produces clock trees have similar capacitive cost as the R-LSM structures.)
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Table 3.2
Performance of the USTs constructed on aes and jpeg.
BM Name Safety Yield 95%- Cap Time
margin slack
(ps) (%) (ps) (pF) (s)
aes ZST n/a 0 -18.9 40.91 1855
NSM n/a 0 -29.6 125.16 5011
LSM/USM 0 0 -25.3 39.99 1727
LSM/USM 10 0 -19.6 167.58 3846
LSM/USM 20 15 -18.5 268.72 6575
LSM/USM 30 60 -17.1 312.89 7498
LSM/USM 40 92 -3.5 318.95 9305
LSM/USM 50 95 -0.5 368.86 10294
P-LSM 10 0 -24.1 163.03 9911
P-LSM 20 6 -19.6 264.61 12536
P-LSM 30 71 -19.1 316.30 13884
P-LSM 40 90 -8.8 327.42 15656
P-LSM 50 96 1.3 376.44 15936
R-LSM 0 0 -22.3 39.07 6769
R-LSM 10 0 -18.2 131.09 5920
R-LSM 20 18 -16.8 190.66 7979
R-LSM 30 77 -10.8 220.48 9030
R-LSM 40 94 -1.6 218.99 7396
R-LSM 50 97 5.3 250.20 10252
BM Name Safety Yield 95%- Cap Time
margin slack
(ps) (%) (ps) (pF) (s)
jpeg ZST n/a 0 -31.0 150.76 43417
NSM n/a 0 -28.2 144.86 25769
LSM/USM 0 0 -24.9 129.63 25793
LSM/USM 10 0 -23.3 182.02 29176
LSM/USM 20 18 -13.4 243.87 33017
LSM/USM 30 62 -30.5 288.19 33755
LSM/USM 40 83 -17.4 331.12 38155
LSM/USM 50 92 -4.9 377.44 44599
P-LSM 10 0 -21.9 176.06 85853
P-LSM 20 18 -17.6 238.62 120927
P-LSM 30 74 -20.6 286.55 132193
P-LSM 40 84 -19.0 325.77 153173
P-LSM 50 89 -14.8 385.14 183107
R-LSM 0 0 -26.4 127.61 72258
R-LSM 10 0 -22.6 169.71 81654
R-LSM 20 14 -18.8 206.84 89118
R-LSM 30 68 -40.2 236.04 89628
R-LSM 40 84 -15.4 256.43 97063
R-LSM 50 93 -6.8 301.46 104549
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Fig. 3.5. Trade-off between the yield (left vertical axis), capacitive cost
(right vertical axis) and the safety margin Muser on (horizontal axis) on
aes. The yield increases from 0% to 97% when Muser is increased from 0
ps to 50 ps.
3.5.3 Designs with tight skew constraints
For the benchmarks circuits with tight skew constraints, the UST-LTSM frame-
work is substantially different compared with [6] because negative cycle detection
and clustering are applied. The structures we compare are ZST, USM, LSM, S-LSM,
P-LSM, R-LSM, and R-S-LSM. For the structures where a user specified safety mar-
gin is required, various different values are considered, to obtain smooth trade-offs
between cost and robustness.
The experimental results on scaled s15850 and ecg are shown in Table 3.5. In
the table, it can be observed that a user specified safety margin of Muser = M
does not obtain a yield of 100%. Therefore, the use of Muser > M is required,
which necessitates the use of negative cycles detection and clustering. We focus our
attention on the performance of the negative cycle detection and the sink clustering
before moving on to the overall performance evaluation of scaled s15850 and ecg.
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Table 3.3
Negative cycles found for different settings of Muser on benchmark circuits
scaled s15850 and ecg.
BM Safety Negative Early
margin cycles termination
(ps) (num) (num)
scaled s15850 Muser = M + 20 = 47 1 1
scaled s15850 Muser = M + 40 = 67 1 1
ecg Muser = M + 15 = 30 5 5
ecg Muser = M + 20 = 35 6 6
Negative cycle detection and sink clustering
Negative cycles are found when Muser > M . In Table 3.3, we show the number of
negative cycles found in the SCG for different values of Muser. We find that our simple
early termination procedure is sufficient to perform early termination in every case
where a negative cycle exists in the SCG. On benchmark circuit scaled s15850, there
is only one negative cycle when Muser is set to anywhere in the range M < Muser ≤
M+40 ps. On benchmark circuit ecg, the number of cycles varies for different settings
of Muser, which is shown in Table 3.3.
The sink clusters constructed based on the negative cycles are shown in Table 3.4.
In addition to the trivial cluster C1, one cluster C2 is obtained for scaled s15850 and
on ecg, we obtain two additional clusters when Muser = M+15 ps and three additional
clusters when Muser = M + 20 ps. On scaled s15850 the cluster C2 contains 3 sinks
and on ecg the clusters C2 and C3 contain a total of seven sinks when Muser = M+15
ps. When Muser = M + 20 ps, the clusters C2, C3, and C4 for ecg contain a total of
nine sinks. That there are few clusters implies that there are few skew constraints that
limit the maximum value of M ; the UST-LTSM framework was designed specifically
to overcome such limitation.
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In Table 3.4, we show the numbers of buffer stages of trees constructed for these
clusters in the column labeled “Max stages”. A “no” in the column labeled “Cluster-
ing?” indicates that the sinks of the “clusters” C2 to CK are not joined into separate
subtrees before being joined with the sinks in the cluster C1. It is expected that the
“Max stages” of sinks in these “clusters” will be at least as high as those when a
subtree is constructed for each of these clusters before joining cluster C1. We ob-
serve that when clustering is applied, the maximum numbers of buffer stages of the
clusters are reduced from 11 or 9, to 3 on scaled s15850, and from 6 and 9, to 3 on
ecg. The smaller the buffer stages, the closer are the sinks of the negative cycles in
the clock trees. With the ensured lower point of divergence, variations will not affect
these sinks too adversely. Moreover, buffer stages above these clusters would have
the full safety margin of Muser. When the clustering is not applied, the construction
of the tree topology is not controlled. Therefore, the “Max stages” on scaled s15850
happens to be higher for Muser = 47 ps than for Muser = 67 ps, which may seem
counter intuitive.
Yield and capacitive cost performance
In Table 3.5, it can be observed that the ZST structure, the NSM structure, and
the USM structure are not able to obtain adequate yield. (Recall that the USM
structure cannot be constructed with a safety margin Muser larger than M .) In
general, the NC-LSM, LSM, P-LSM, and R-LSM structures, smoothly trade-off yield
and capacitive cost by increasing the user specified safety margin. However, the clear
yield improvement seems to saturate around 95% for ecg.
Now we focus on the impact of sink clustering, i.e., the difference between the
LSM and the NC-LSM structure (the same safety margins are inserted). When the
clustering is deactivated and Muser is increased from 37 ps to 47 ps and 57 ps for
scaled s15850, the yield decreases from 100% to 98% and then increases again to
100%. We examine these results in detail and find that for Muser = 47 the sinks
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Table 3.4
Clusters other than C1 created for scaled s15850 and ecg. The number of
such clusters is dependent on Muser. The “Max stages” columns refer to
the numbers of buffer stages of the trees constructed for the clusters.
Safety Clust- Max stages
margin Muser ering? C2 C3 C4
(ps) (num) (num) (num)
scaled s15850 M + 20 = 47 yes 3 - -
scaled s15850 M + 20 = 47 no 11 - -
scaled s15850 M + 40 = 67 yes 3 - -
scaled s15850 M + 40 = 67 no 9 - -
ecg M + 15 = 30 yes 3 1 -
ecg M + 15 = 30 no 6 1 -
ecg M + 20 = 35 yes 3 1 1
ecg M + 20 = 35 no 9 1 1
connected with a skew constraint without the full safety margin Muser happen to be
placed distant in the tree topology, which results in the yield loss. On the other-hand,
in the LSM structure, these sinks are clustered and no yield loss is suffered.
The performance of the tailoring techniques are similar to the analysis on aes, i.e.,
the performance of the P-LSM structure is similar to that of the LSM structure in
terms of both yield and capacitive cost and the R-LSM structure has similar yield as
the LSM structure, but the capacitive cost is substantially lower.
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Table 3.5
Experimental results for scaled s15850 and ecg. On these two benchmarks a Muser > M is required to maximize
the yield.
BM Name Safety Yield 95%- Cap Time
margin slack
(ps) (%) (ps) (pF) (s)
scaled ZST n/a 0.0 -8.5 16.9 212
s15850 NSM n/a 82.0 -4.3 14.8 139
LSM/USM 0 22.8 -16.1 14.5 231
LSM/USM M = 27 99.6 9.0 20.5 383
NC-LSM M+10 = 37 100.0 14.0 25.6 1405
NC-LSM M+20 = 47 98.6 7.2 32.4 2147
NC-LSM M+30 = 57 100.0 11.7 33.8 2565
NC-LSM M+40 = 67 100.0 15.0 40.0 1431
LSM M+10 = 37 100.0 15.7 26.2 637
LSM M+20 = 47 100.0 18.9 30.0 879
LSM M+30 = 57 100.0 24.2 34.8 925
LSM M+40 = 67 100.0 24.0 41.0 1093
P-LSM M = 27 95.2 0.1 19.8 208
P-LSM M+10 = 37 100.0 12.1 25.3 259
P-LSM M+20 = 47 100.0 21.1 28.2 303
P-LSM M+30 = 57 100.0 24.1 35.9 620
P-LSM M+40 = 67 100.0 24.1 42.3 751
R-LSM 0 0 -10.9 14.5 215
R-LSM M = 27 99.4 6.8 20.2 237
R-LSM M+10 = 37 99.6 13.0 25.3 385
R-LSM M+20 = 47 100.0 19.0 28.1 648
R-LSM M+30 = 57 100.0 23.9 31.9 888
R-LSM M+40 = 67 100.0 24.3 37.6 1113
BM Name Safety Yield 95%- Cap Time
margin slack
(ps) (%) (ps) (pF) (s)
ecg ZST n/a 0.0 -29.7 23.3 944
NSM n/a 0.0 -13.1 30.4 1175
LSM/USM 0 0.0 -14.4 21.1 1858
LSM/USM M = 15 51.8 -8.9 45.7 2329
NC-LSM M+5 = 20 90.6 -2.7 47.6 2950
NC-LSM M+10 = 25 96.0 0.5 56.9 3786
NC-LSM M+15 = 30 97.8 1.9 65.7 4535
NC-LSM M+20 = 35 93.0 -1.6 88.2 2966
LSM M+5 = 20 89.4 -1.4 47.3 2431
LSM M+10 = 25 96.0 1.7 56.6 2798
LSM M+15 = 30 96.4 0.6 64.8 3195
LSM M+20 = 35 98.4 6.7 90.8 3643
P-LSM M = 15 52.2 -8.6 42.7 9025
P-LSM M+5 = 20 81.4 -4.3 46.1 10195
P-LSM M+10 = 25 91.8 -1.6 55.9 10910
P-LSM M+15 = 30 93.4 -1.2 63.8 11942
P-LSM M+20 = 35 98.6 5.0 85.3 14114
R-LSM 0 0.0 -17.0 21.8 3569
R-LSM M = 15 74.8 -4.6 39.4 3731
R-LSM M+5 = 20 88.6 -2.7 39.6 3925
R-LSM M+10 = 25 98.0 3.2 43.8 4260
R-LSM M+15 = 30 97.8 4.9 50.2 4565
R-LSM M+20 = 35 99.8 9.9 63.3 4791
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Now, we analyze the results of ecg in Table 3.5. As expected, we find that the
capacitive cost goes up when the safety margin is increased. The 95%-slack and the
yield of the R-LSM structure are monotonically increasing until Muser is increased
from M + 15 = 30 ps to M + 20 = 35 ps. A possible explanation for the slight
decrease in 95%-slack and yield is that when the safety margin Muser is increased
from M + 10 = 25 ps (or M + 15 = 30 ps) to M + 15 = 30 ps (or M + 20 = 35
ps), the synthesis problem becomes more constrained and the resulting clock tree
becomes substantially larger, which can be confirmed with the increase in capacitive
cost (see Table 3.5). A larger clock tree is more susceptible to variations. Here, it
seems that the increase in variations may have been larger than the increase in the
safety margin Muser. The increase in safety margin is only useful in countering the
effects of variations if the increase does not enlarge the size of the clock tree to much.
3.6 Summary and conclusions
In this chapter, we have shown that the proposed UST-LTSM framework provides
a solution to the SCSM CTS problem with OCV. The framework extends the work
in [6] to handle the case when Muser is required to be greater than M to increase
95%-slack and yield. Moreover, the tailoring based on incrementally reducing safety
margins is more effective compared to incrementally inserting safety margins.
However, it can be observed that the yield is not 100% on all circuits. In Chapter 4,
the proposed framework is extended to include latency bounds, to increase yield
further by reducing the negative impact of OCV.
70
4. CONSTRUCTION OF LATENCY-BOUNDED CLOCK
TREES
4.1 Introduction
This chapter further addresses the SCSM CTS problem with OCV. The techniques
presented in this chapter are aimed to reduce the negative impact of OCV by bounding
the latency of the constructed clock trees. The techniques proposed in this chapter
are are compatible with techniques of inserting safety margins described in Chapter 3.
Moreover, the tree construction framework proposed in this chapter is also driven by
the fast clock scheduler presented in Chapter 2. 1
With increasing impacts of OCV, it is crucial to consider both skew constraints
and latency when constructing clock trees for sequential circuits. The techniques
proposed in [6, 17] and in Chapter 3 have focused on satisfying the skew constraints
by providing guardbands to OCV by inserting safety margins in the skew constraints.
However, by inserting safety margins in the skew constraints, the construction process
becomes more constrained and the maximum delay from the root of the clock tree
to any clock sink (maximum latency or simply latency in this thesis) may become
longer. This makes the constructed clock tree more susceptible to OCV. Typically,
the propagation delay of a path in the clock tree correlates with the delay variations
along the path. Therefore, by bounding the latency, the maximum magnitude of the
skews caused by OCV is also bounded. Consequently, it is important to consider both
safety margins and latency bounds when constructing clock trees.
In [6], the Greedy-UST/DME algorithm was proposed to construct clock trees
meeting useful skew constraints (with safety margins inserted in the constraints). In
Chapter 3, the Greedy-UST/DME algorithm in [6] was extended to enable larger
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Fig. 4.1. (a) Three subtrees, the respective latencies to the clock sinks,
and the skew constraints between the clock sinks. (b) The minimum
(maximum) latency to the clock sinks is 65.
safety margins to be inserted in the skew constraints. However, latency optimization
was not considered in [6] or in Chapter 3. Latency optimization has been considered
indirectly during the construction of a clock tree in [45–47] and directly during clock
tree optimization (CTO) in [20,21].
The limitation of [20, 21] is that the potential latency reductions may be limited
because of the structure of the initial clock tree. The drawback of [6,28,45–47] is that
latency is not considered explicitly in the tree construction process. It is important to
realize that the minimum latency of a clock tree, constructed from a set of subtrees,
is dependent on both the latencies of the subtrees and the skew constraints between
the subtrees, as illustrated in Figure 4.1.
Ideally, clock trees with an optimal latency and safety margin should be con-
structed. In this chapter, we propose a framework to synthesize clock trees meeting
a user-specified latency bound Luser while providing a user-specified safety margin
Muser in the skew constraints. A main contribution is the introduction of a latency
constraint graph (LCG). An LCG captures the latencies to the sequential elements,
the skew constraints, and the skews committed in a tree construction process. The
minimum (maximum) latency of a clock tree that is constructed from the sinks cap-
tured in the LCG is equal to the negative value of the length of the shortest path
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from a virtual source to a virtual sink in an LCG, which we refer to as the latency
path. Both the latency path and the length of the latency path can be computed
using the Bellman-Ford algorithm in O(V E) [5].
The proposed framework consists of a latency-aware clock tree synthesis (CTS)
phase and a CTO phase. In the latency-aware CTS phase, the construction of a
clock tree is viewed as performing a series of delay insertions and skew commitments.
By performing delay insertions and skew commitments within feasible delay insertion
ranges (FDIRs) and feasible latency ranges (FLRs), respectively, it is ensured that the
length of the latency path is bounded, which in turn bounds the latency of the clock
tree. After the CTS phase is complete, CTO is performed to remove any remaining
timing violations by realizing delay adjustments.
To the best of our knowledge, this is the first framework that performs latency
minimization while providing safety margin in the skew constraints. Moreover, by
committing skews within the intersections of FSRs [6] and an FLRs, both arbitrary
skew constraints and the latency bound are satisfied. Therefore, compared to [6,28],
our framework is also capable of constructing clock trees with given latency bounds.
Furthermore, we observe that CTO is more effective when applied to clock trees with
shorter latencies. Hence, we say that our latency-aware CTS phase constructs clock
trees that are amenable to CTO. On a set of synthesized circuits with up to 13, 216
sequential elements, we improve the yield to 100%.
The remainder of this chapter is organized as follows: On-chip variations are
introduced in Section 4.2 and the problem formulation is given in Section 4.3. The
concept of an LCG is presented in Section 4.4 and the proposed synthesis flow is
described in Section 4.5. Experimental results are provided in Section 4.6 and the
chapter is concluded in Section 4.7.
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4.2 On-chip variations
After CTS has been performed, the negative effects of the OCV can be estimated
using the timing and topology of the initial clock tree. Next, the estimates are used
to evaluate performance and to guide CTO. The constraints in Eq (1.1) and Eq (1.2)












ij − δi ≥ tj + tHj + δj, (4.2)
where δi and δj are the delay variations caused by OCV. Let the closest common
ancestor (CCA) of FFi and FFj be denoted as CCA(i, j). The delay variations δi
and δj are only accumulated on the paths from CCA(i, j) to FFi and FFj, respectively.
By assuming that the delay variations on a path are proportional to the propaga-
tion delay of the path, the delay variations δi and δj are estimates as follows:
δi = cocv · tCCA(i,j),i, (4.3)
δj = cocv · tCCA(i,j),j, (4.4)
where tCCA(i,j),i and tCCA(i,j),j are the propagation delays from CCA(i, j) to FFi and
FFj, respectively; cocv is a user-specified parameter. Consequently, a clock tree with
a long latency is more susceptible to OCV variations compared with a clock tree with
short latency, as illustrated in Figure 4.2.
Using the estimates, the total negative slack (TNS) and the worst negative slack
(WNS) in the constraints in Eq (4.1) and Eq (4.2) can be computed. The estimated
TNS and WNS can be used to evaluate performance and to guide CTO. Note that
if the latency of the clock tree L is less than or equal to a latency bound L ≤ Muser
2·cocv ,
it is ensured that δi + δj ≤ Muser is satisfied for each pair of flip flops FFi and FFj,
i.e., TNS = 0 and WNS = 0. This holds because the delay variations δi + δj can be
estimated with cocv · tCCA(i,j),i + cocv · tCCA(i,j),j and bounded by 2 · cocv · L because












tCCA(i,j),j =  75
cocv = 0.085
δi + δj = 0.085 · (225 + 175) = 34 δi + δj = 0.085 · (125 + 75) = 17
(a) (b)
Fig. 4.2. (a) A clock tree with long latency. (b) A clock tree with short
latency. The delay variations in the setup and hold time constraint be-
tween FFi and FFj are estimated to be 34 ps and 17 ps in (a) and (b),
respectively.
However, it is typically impossible, or very costly, to construct a clock tree meeting
such stringent latency bounds. Therefore, we set the user-specified latency bound
Luser to be a fraction of the latency of a clock tree constructed with no latency
bound.
4.3 Problem formulation
This chapter considers the SCSM CTS problem with OCV. Two key factors that
influence the yield of a clock tree are latency and safety margins. Large safety mar-
gins implies tighter skew constraints, which restrict the tree construction process and
typically results in clock trees that have longer latencies; such clock trees are more
susceptible to OCV. Therefore, we approach the synthesis problem by constructing
latency-bounded clock trees with uniform safety margin provided in the skew con-
straints. This problem has two inter-related components: (1) Determining the optimal
values for the latency bound and the uniform safety margin, which are denoted as
Lopt and Mopt, respectively. (2) Constructing a clock tree for some Lopt and Mopt.
We limit the scope of this chapter to component (2) of this problem, i.e., con-
structing a clock tree for some given user-specified latency bounds Luser and uniform
safety margins Muser. We rely on the user to provide appropriate values of Luser
75
and Muser. In the future work outlined in Chapter 8, we propose to also investigate
component (1) of the problem, i.e., how to determine Mopt and Lopt, and the problem
as a whole.
4.4 Latency Constraint Graph
We introduce the concept of a latency constraint graph (LCG) as follows. First,
we define the term sink latency. For each respective sink, the sink latency is equal
to the delay from the root of a subtree where the sink resides to the respective sink.
An LCG G = (V,E), is an extension of an SCG. An LCG consists of the vertices and
edges of an SCG with the addition of a virtual source and a virtual sink. An LCG for
the subtrees in Figure 4.1(a) is shown in Figure 4.3. We refer to the original vertices
of an SCG as sink vertices. As illustrated in Figure 4.3, the virtual source is connected
to each of the sink vertices with a directed edge with a weight of 0. Moreover, each
sink vertex is connected to the virtual sink with an directed edge with a weight equal
to the negative value of the respective sink latency.
Latency path: We call the shortest path from the virtual source to the virtual
sink the latency path and the length of the latency path is denoted as sp. The mini-
mum (maximum) latency of a clock tree that is constructed from the sinks captured
in the LCG is equal to −sp. Both the latency path and the length of the latency
path can be found in O(V E) using the Bellman-Ford algorithm [5]. Consequently,
the subtrees in Figure 4.1 can be joined to a clock tree with a latency of 65 because
−sp = 65 in Figure 4.3.
To find a clock tree with the latency of −sp, we introduce the reversed graph Ḡ
of the LCG G. In the reversed graph Ḡ, all the edges in G are reversed, i.e., an edge
from vertex i to vertex j in G is equivalent to an edge from vertex j to vertex i in
Ḡ. Moreover, the top-down shortest path from the virtual source to a vertex i in
G is denoted sti and the bottom-up shortest path from the virtual sink to a vertex
i in Ḡ is denoted sbi . Interestingly, a clock tree constructed such that the latency
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to each sink is equal to the bottom-up shortest path to the respective sink vertex
satisfies both the latency requirement and the skew constraints. Consequently, in
the example, the latency to the sequential elements in such a clock tree would be









Fig. 4.3. The latency path, i.e., the shortest path from the virtual source
to the virtual sink has a length of 0 + (−10) + (−15) + (−40) = −65.
4.4.1 Updating edge weights in LCG
The construction of a clock tree can be viewed as a series of delay insertion and
skew commitment operations that correspond to both physical commitments in a tree
construction process and an equivalent modifications of edge weights in the LCG and
its reversed graph. The two operations are outlined as follows:
Delay insertion: This is the process of inserting a piece of wire or a buffer at
the root of a subtree. In the LCG, the delay insertion increases the latency to all the
sinks of residing in the subtree, which necessitates a reduction of the corresponding
latency edge weights. (Without loss of generality, every subtree can be captured using
a single representative sink. Therefore, a delay insertion is equivalent to the reduction
of a single edge weight.)
Skew commitment: This is the process of joining two subtrees i and j to a
single subtree. As in an SCG, if a skewij = a is committed, two edges are required
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to be added to the LCG, an edge eij with a weight of wij = −a and an edge eji with
a edge weight of wji = a. Again, the added edge weights always correspond to a
reduction of the edge weights.
In summary, both the delay insertion and skew commitment operations result in
reductions of edge weights in the LCG. Moreover, the reductions may reduce the
length of the latency path. To ensure that all subtrees can be joined to clock tree
meeting a user-specified latency bound Luser, we introduce a feasible delay insertion
range (FDIR) and a feasible latency range (FLR). If each delay insertion or skew
commitment is performed within an FDIR or an FLR, respectively, −sp ≤ Luser is
ensured, and consequently the latency bound is satisfied.
4.4.2 Derivation of FDIRs and FLRs
Consider a delay insertion or a skew commitment operation that reduces the edge
weight wij to ŵij. Assume that before the operation, −sp ≤ Luser is satisfied. By
reducing the edge weight wij, the latency path can only be reduced if the edge eij
is part of the latency path. The shortest path from the virtual source to the virtual
sink using the edge eij is denoted s
p




i + wij + s
b
j. To meet the
latency bound constraint, after the edge weight reduction, −sti − ŵij − sbj ≤ Luser is
required to be satisfied. This implies a constraint on ŵij, which is:
−ŵij ≤ Luser + sti + sbj. (4.5)
The maximum delay insertion ∆i at the root of a subtree i is equal to the slack





the FDIRi for a delay insertion ∆i is formulated as follows:
FDIRi = [0, Luser + s
t
i + wi,vsink], (4.6)
where wi,vsink is the weight of the edge from the sink vertex i to the virtual sink
before the delay insertion, and sti is the top-down shortest path to the sink vertex i
and sbj = 0 since vertex j corresponds to the virtual sink.
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Next, we formulate the FLRij for a skew commitment skewij. Recall that a
skew commitment results in the addition of two edges eij and eji with weights ŵij =
−skewij and ŵji = skewij, respectively. Using the constraints in Eq (4.5), FLRij is
obtained as follows:
FLRij = [−Luser − stj − sbi , Luser + sti + sbj]. (4.7)
In Eq (4.7) sti and s
b
j are the shortest paths to the sink vertices i and j with the edges
eij and eji removed from G and Ḡ. This modification is required because both edge
weights wij and wji are reduced with the same skew commitment.
Finally, to satisfy both skew constraints and latency bound, a concept of a feasible
skew-latency range (FSLR) is introduced, which is the intersection of an FSR in
Eq (2.1) and an FLR in Eq (4.7) as follows:
FSLRij = FSRij ∩ FLRij. (4.8)
It can be proved that if both FSR and FLR are non-empty, FSLR is also non-empty.
In short, the statement holds because the bottom-up shortest path to each sink vertex
defines a latency assignment to the sinks that is by definition a part of both the FLR
and FSR.
Note that the use of FDIRs and FLRs is orthogonal to the use of FSR in [6].
Consequently, if the latency bound is loose, our proposed approach is equivalent
to the Greedy-UST/DME algorithm [6] or the UST-LTSM framework in Chapter 3
(without tailoring of the safety margins).
4.5 Proposed synthesis flow
In this section, we present the proposed framework for synthesizing latency-
bounded clock trees. The framework consists of a latency-aware CTS phase and
a CTO phase. The innovations proposed in this chapter focus on the latency-aware













based on FSLRs 




Fig. 4.4. Flow for latency-aware CTS.
4.5.1 Latency-aware CTS phase
The latency-aware CTS is based on a traditional bottom-up tree construction flow
that constructs a clock tree buffer stage by buffer stage, alternating between merging
subtrees [6] and inserting buffers [15,16,28]. This “core flow” is illustrated with solid
boxes in Figure 4.4 and consists of “merging” and “buffer insertion” as described in
Chapter 3.
Assume that a set of subtrees has been constructed from the “merging” and “buffer
insertion” processes. In addition, assume that the roots of these subtrees are located
at the same spatial location. In such a situation, the LCG can be utilized to merge
subtrees into a clock tree with a latency of −sp and the latency to each of the se-
quential elements would be equal to (the negative of) the bottom-up shortest path
to each respective sink vertex in the LCG. Consider subtrees in Figure 4.1(a) with
the LCG in Figure 4.3, one way to construct such a clock tree would be to insert
the delay difference between the final latencies [65, 55, 40] and the current latencies
[5, 20, 40], i.e., [65, 55, 40]− [5, 20, 40] = [60, 35, 0], at the root of the respective
subtrees. Note the required delay insertions can be shared among the subtrees as
illustrated in Figure 4.1(b). This method of joining the subtrees, based on the LCG,
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is referred to as root construction; it is labeled as “root construction” in Figure 4.4
and is further explained in Section 4.5.1.
However, to utilize the root construction, all subtrees are required to be located at
the same spatial location. To satisfy this requirement, a root container is introduced.
(In our implementation, the root container is located at the center of the circuit.)
After the “buffer insertion” step in the core flow, it is checked, for every subtree,
whether the subtree can reach the root container by inserting a stem wire below the
newly inserted buffer. (A stem wire is a wire that is connected between the root
of a subtree and the respective driving buffer [15]). If so, the subtree is routed to
and placed in the root container and removed from the core flow. Otherwise, the
subtree continues to be part of the iterative merging and buffer insertion process.
After all subtrees in the core flow are located in the root container, the proposed root
construction is applied.
Next, we propose to supplement the core flow with a latency-aware subtree con-
struction technique. This technique is to overcome the limitation that −sp ≤ Luser
may not be satisfied at the beginning of the root construction. Therefore, to ensure
that −sp ≤ Luser holds at the beginning of the root construction, we propose to in-
corporate techniques called “Merging based on FSLRs”, “Latency locking based on
FDIRs”, and “Subtree dragging based on FDIRs”, which are illustrated in Figure 4.4
and explained in Section 4.5.1.
Root construction
The input to the root construction is a set of subtrees located at the same spatial
location (in a root container). The output is a clock tree with the latency to each
sequential element equal to the (negative value of) the bottom-up shortest path to
each sink vertex. We explain the root construction in Figure 4.5, by illustrating how
the subtrees in Figure 4.1(a), with the LCG in Figure 4.3, are joined to form a clock
























Fig. 4.5. Maximal sharing of delay insertions.
In Figure 4.3, the (negative of the) bottom-up shortest paths are [65, 55, 40].
To realize these latencies from the current latencies [5, 20, 40] of the subtrees, delay
insertions ∆ = [65, 55, 40]− [5, 20, 40] = [60, 35, 0] are required. A naive solution
would be to realize each of the delay insertions separately, i.e., a delay ∆1 = 60 and
∆2 = 35 could be added to the subtrees 1 and 2 respectively, before joining the three
subtrees at the root.
Instead, we propose a method of maximal sharing of the required delay insertions.
The delay insertions ∆ are sorted in a decreasing order, i.e., [60, 35, 0]. This sorted
order defines both the merging order and the sharing of the delay insertions. The
subtrees are merged from left to right corresponding to the sorted order of the delay
insertion, i.e., subtree 1 is merged with subtree 2 and the resulting subtree is merged
with subtree 3. The delay insertions are shared with all subtrees located to the left
in the sorted delay insertion array, i.e., the delay 35 is shared among both subtree 1
and 2. By using the maximal sharing of the delay insertions, we expect the cost to
be reduced compared with the case when root construction is not applied. Moreover,
yield may also improve since the sinks will be closer in the tree topology.
Furthermore, the delay insertions ∆ are realized imperfectly to simplify root con-
struction process. We restrict the delay realization to be performed by buffer in-
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sertion. Therefore, the delay insertion granularity is limited by the buffer library.
Here, instead of realizing each delay insertion precisely, we attempt to realize each
delay insertion as close to but less than or equal to, the specified delay insertion as
possible. The motivation to realizing delays imperfectly is that the CTO process can
realize more precise delay adjustments after CTS is complete. Since the timing and
the topology of the initial clock tree is available during CTO, delay adjustments can
be realized with a finer granularity while considering more accurate OCV estimates.
It is expected that the imperfect root construction may affect the yield after CTS.
If inadequate safety margins are provided in a single skew constraint, the constructed
clock tree may suffer substantial yield loss. However, after CTO, the yield should be
recovered.
Latency-aware subtree construction
The root construction step is capable of joining the subtrees to a clock tree with a
latency of −sp. The techniques in this section are designed to ensure that −sp ≤ Luser
is satisfied at the beginning of the root construction.
It is straightforward to only allow subtrees to be merged within FSLRs introduced
in Eq (4.8), ensuring that −sp ≤ Luser is satisfied after two subtrees are merged.
However, with only that extension of the core construction flow, subtrees with long
latencies that are spatially distant from the root container may be created. Moreover,
when these subtrees are routed to the root container, the constraint −sp ≤ Luser may
be violated.
To account for the spatial location of a subtree, the concept of virtual subtree
latency is introduced. The virtual sink latency of a subtree is equal to the delay that
is inserted if a subtree is routed (or dragged) to the root container by connecting a
wire from the root of the subtree to the location of the root container (with buffers
inserted on the wire to control the transition time). Next, the latency edge weights
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are modified to be the negative value of the sum of the sink latency and the virtual
subtree latency.
With the inclusion of virtual latencies, a clock tree with a latency of Luser can be
constructed by dragging each subtree to the root container and then joining them at
the root container. When dragging the subtrees to the location of the root container,
the virtual latency would be replaced with “real” latency and the weight of each
latency edge would remain the same. Consequently, the length of the latency path sp
would also remain the same, and a clock tree with a latency of −sp ≤ Luser can be
constructed. However, routing each of the subtrees (or sinks) to the location of the
root container directly would be very costly, in terms of wire and buffer resources.
Therefore, we do not drag subtrees to the root container directly but instead continue
to merge subtrees while ensuring that −sp ≤ Luser. Only after a subtree has grown
beyond a threshold, it is dragged to the root container. The core flow is modified as
follows:
Merging based on FSLRs: The “Merging” in the core flow is modified to
merge subtrees within FSLRs in Eq (4.8) instead of FSRs. By merging subtrees
within FSLRs it is ensured that both skew constraints and the latency bound are
satisfied.
Subtree locking based on FDIRs: If a subtree has long latency or is distant
from the root container, it may be costly to merge it with another subtree. Therefore,
we lock such subtrees from further merging and drag them towards the root container
in the subtree dragging step. A subtree is locked if the upper bound of its FDIR (see
Eq (4.6)) is less than a parameter plock = 20 ps. This condition is checked in the
merging process after each new subtree is formed.
Subtree dragging based on FDIRs: The subtree dragging is applied after the
buffer insertion step. It is applied to every subtree whose upper bound of its FDIR
(see Eq (4.6)) is less than a parameter pdrag = 20 ps. The driving buffer is sized up
to the next driver size and a piece of stem wire is inserted between the buffer and
the subtree. The stem wire is elongated to the maximum length while satisfying a
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transition time constraint. Next, the buffer is dragged as close to the root container
as possible using the stem wire, transferring virtual latency to real latency.
4.5.2 Clock tree optimization phase
The CTO phase is based on the techniques proposed in [18,30] and in Chapter 5.
The optimization aims to remove timing violations (or negative slacks, i.e., TNS and
WNS) in a clock tree by realizing non-negative delay adjustments. The location and
the magnitude of the delay adjustments are determined by solving an LP formulation.
Next, the delay adjustments are realized by inserting buffers and detouring wires [48].
The CTO phase applied in this chapter is a special case of the CTO techniques
proposed in Chapter 5 because this chapter addresses the SCSM CTS problem with
OCV. In Chapter 5, the MCMM CTS problem with OCV is considered, which is
a more general and challenging problem. Further details of the CTO process are
provided in Chapter 5.
Note that delay insertions that are realized imperfectly during the root construc-
tion can be realized as delay adjustments during CTO process, if required. Moreover,
it is important to observe that if the latency of the initial clock tree is long, large
delay variations are present in many skew constraints and there may be little room
for CTO to improve performance. Therefore, we say that by bounding the latency of
a clock tree during latency-aware CTS, the clock tree is more amenable to CTO.
4.6 Experimental evaluation
The proposed algorithms in this chapter are implemented in C++ and performed
on the same machine as used in the experimental evaluation in Chapter 2.
The effectiveness of the proposed framework of solving the SCSM CTS problem
with OCV is evaluated using the experimental setup described in Chapter 3. A
summary of the properties of the synthesized circuits that are used in the evaluation
are shown in Table 2.4 and Table 2.3 in Chapter 2. (Note that we only show results
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on a subset of the circuits in the tables as the techniques proposed in this chapter are
aimed to increase the yield if it is not already 100%.)
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Table 4.1
Evaluation of root construction after CTS and after CTO. In the row labeled “Norm.” the normalized perfor-
mance with respect to the “R-Tree” structures is shown.
After CTS After CTO
Circuit Struc- Muser Late- Cap TNS WNS Yield Run Latency Cap TNS WNS Yield Run
ture ncy time time
(ps) (ps) (pF) (ps) (ps) (%) (min) (ps) (pF) (ps) (ps) (%) (min)
scaled Tree 20 299 16.3 -196 -20 95.0 1 324 16.7 -156 -20 95.0 1
s15850 R-Tree 20 273 16.1 -262 -26 97.2 4 311 16.5 -218 -29 63.4 10
Tree 25 424 17.7 -329 -25 96.4 4 424 18.4 -239 -25 34.0 13
R-Tree 25 303 17.3 -291 -30 80.4 1 313 17.7 -212 -19 97.6 1
Tree in [28] 27 405 20.2 -150 -19 96.6 5 425 20.7 -72 -13 99.4 13
Tree 27 328 19.0 -329 -18 99.8 5 376 20.2 -187 -17 99.6 20
R-Tree 27 291 18.1 -200 -21 94.0 5 329 19.0 -93 -13 100.0 17
ecg Tree in [28] 20 420 57.0 -4577 -24 82.6 29 427 57.6 -9342 -46 0.0 272
Tree 20 344 32.4 -7061 -24 92.8 18 392 36.4 -9443 -31 23.2 201
R-Tree 20 317 30.9 -1983 -16 75.6 28 348 33.4 -3085 -18 63.0 119
Tree in [28] 30 417 66.8 -1569 -19 98.8 39 474 75.7 -1874 -20 91.6 341
Tree 30 454 40.2 -2849 -21 97.4 15 447 44.8 -4122 -37 86.0 233
R-Tree 30 382 35.8 -205 -6 99.4 20 401 36.3 -24 -3 99.4 33
Tree in [28] 40 716 96.8 -245 -15 96.2 106 742 98.8 -158 -10 98.6 109
Tree 40 850 62.4 -1890 -18 99.6 33 862 68.2 -2140 -26 99.0 293
R-Tree 40 811 58.2 -419 -16 94.2 69 854 58.4 -3 -2 99.8 45
aes Tree 40 1954 180.4 -24073 -57 93.4 139 2003 212.1 -52775 -56 0.0 895
R-Tree 40 1756 160.8 -5116 -29 75.4 116 1880 164.0 -561 -12 96.2 254
Tree 50 2468 228.8 -2036 -43 91.4 189 2474 264.2 -15317 -38 78.2 883
R-Tree 50 2207 207.5 -2877 -27 82.8 245 2320 208.3 -13 -3 97.6 180
Tree 60 2706 270.2 -823 -20 96.4 193 2708 273.1 -117 -7 97.6 137
R-Tree 60 2397 245.9 -1779 -32 71.4 220 2482 246.3 0 0 98.0 199
Norm. Tree in [28] 1.17 1.62 2.83 1.68 1.03 1.40 1.14 1.65 46.58 5.03 0.73 3.96
Tree 1.15 1.07 3.49 1.44 1.13 1.44 1.11 1.14 243.52 5.56 0.76 4.81
R-Tree 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00
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To clearly demonstrate the impact of each optimization step we show the perfor-
mance and cost of the constructed clock trees after both CTS and CTO. Even though
the evaluation is performed in terms of yield, we show the TNS and WNS estimates
that are used to guide the CTO process. It is expected that if the TNS and WNS are
zero, or small, the yield of the clock tree will be high when evaluated by the Monte
Carlo framework. However, there is no guarantee that a clock tree with zero TNS
and WNS will have 100% yield or that a clock tree with non-zero TNS and WNS
will suffer yield loss. The parameter cocv = 0.085 is used based on statistics obtained
through circuit simulations.
We construct and evaluate several different tree structures to show the impact
of our proposed optimization techniques. The structure “Tree” is a clock tree con-
structed using only the traditional core flow, i.e., using merging and buffer insertion.
The structure “R-Tree” is the core flow with the addition of the root construction.
The structure “L-R-Tree”, is the structure obtained by the complete flow, i.e., the core
flow with the latency-aware subtree construction techniques and the root construc-
tion. After the different tree constructions have been performed, CTO is performed.
We also report the results of the most competitive clock trees constructed in Chap-
ter 3 (or in [28]). The construction process of clock trees in [28] is similar to that of
our “Tree” structure. However, CTO is not performed in [28]. To enable a more fair
comparison, we perform CTO on the “Tree” structures in [28].
4.6.1 Evaluation of root construction
Table 4.1 shows the experimental results on the circuits scaled s15850, ecg, and
aes. We construct the “Tree” structures and “R-Tree” structures with different safety
margins Muser and compare the performance after CTS and after CTO. We have also
included relevant results from [28].
We observe the same trends as in [6, 28] for the “Tree” structures constructed
with different safety margins Muser after CTS. The performance in TNS, WNS, and
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yield is improved when larger safety margins are inserted in the skew constraints.
For example, on ecg, a yield of 92.8% (97.4% and 99.6%) is obtained when a safety
margin of 20 ps (30 ps and 40 ps) is inserted. However, as larger safety margins are
inserted, the construction process becomes more constrained and it can be observed
that the capacitive cost and latency increase from 32.4 pF and 344 ps to 62.4 pF and
850 ps, respectively.
Next, to demonstrate the importance of considering latency during CTS, we dis-
cuss the difference in performance between the “Tree” and the “R-Tree” structures.
Both structures are constructed based on a user-specified safety margin Muser. How-
ever, the “R-Tree” structures also try to minimize latency (although no latency bound
is required).
After CTS, it can be observed that the “R-Tree” structures have 15% shorter
latency and 7% lower capacitive cost compared with the “Tree” structures on the
average. The latency improvements are a consequence of using the LCG to join the
subtrees in the root container to a single clock tree. Moreover, it is likely that the
reductions in capacitive cost mostly stem from the the sharing of delay insertions
during root construction, and because of the imperfect root construction.
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Table 4.2
Evaluation of latency-bounded clock trees after CTS and CTO.
After CTS After CTO
Circuit Struc- Luser Late- Cap TNS WNS Yield Run Latency Cap TNS WNS Yield Run
ture ncy time time
(ps) (ps) (pF) (ps) (ps) (%) (min) (ps) (pF) (ps) (ps) (%) (min)
scaled R-Tree ∞ 303 17.3 -291 -30 80.4 4 321 17.9 -182 -20 81.4 14
s15850 L-R-Tree 270 248 17.7 -96 -15 99.2 5 267 18.1 -45 -6 100.0 11
Muser = 25 ps L-R-Tree 250 214 18.3 -78 -10 100.0 3 229 18.8 -30 -7 100.0 14
L-R-Tree 230 194 22.3 -85 -13 99.8 6 227 22.7 -48 -10 100.0 12
ecg R-Tree ∞ 382 35.8 -205 -6 99.4 20 401 36.3 -24 -3 99.4 33
Muser = 30 ps L-R-Tree 380 318 35.0 -345 -16 94.6 29 345 35.2 -4 -1 100.0 51
L-R-Tree 360 325 39.1 -823 -12 99.8 26 343 40.4 -260 -10 100.0 67
L-R-Tree 340 265 39.3 -741 -16 100.0 34 303 40.7 -245 -12 100.0 64
aes R-Tree ∞ 2207 207.5 -2877 -27 82.8 245 2320 208.3 -13 -3 97.6 180
Muser = 50 ps L-R-Tree 2000 1863 233.9 -1492 -18 100.0 133 1933 234.7 -13 -2 99.0 152
L-R-Tree 1800 1638 234.1 -2064 -29 100.0 281 1706 236.6 -119 -4 98.2 294
L-R-Tree 1600 1483 237.5 -1347 -18 100.0 129 1513 240.0 -187 -5 99.6 175
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The “R-Tree” structures also outperform the “Tree” structures in terms of TNS
and WNS. This is expected because the delay variations introduced by OCV are
smaller in clock trees with shorter latencies. However, on a few circuits, the “R-Tree”
structures obtain worse TNS and WNS; we believe this is because of the imperfect
delay insertion during root construction. For example, on circuit aes, with Muser = 60
ps, the “R-Tree” structure has worse TNS and WNS.
Even though the “Tree” structures have worse performance in TNS and WNS, it
is expected that the yield in the Monte Carlo evaluation is better compared with the
“R-Tree” structures. This is because if a single skew constraint is violated as a result
of the imperfect root construction for the “R-Tree” structures, yield loss is suffered.
(However, we expect this yield loss to be recovered after CTO.)
Next, we focus our attention on the experimental results obtained after CTO. For
the “Tree” structures, it can be observed that on many circuits, CTO is unable to
improve the performance in TNS and WNS. As mentioned, this may be because the
“Tree” structures have long latencies and there is no room for further optimization.
On circuits where CTO is unable to improve or close timing in terms of TNS and
WNS, it can be understood that the yield may be worse after CTO because the
safety margins in the skew constraints may have been redistributed unevenly, and
inadequate safety margins in a single skew constraint may result in substantial yield
loss.
On the other hand, the CTO process is capable of removing or reducing TNS
and WNS when applied to the “R-Tree” structures. Therefore, we say that our
framework constructs clock trees that are more amenable to CTO. Moreover, the
capacitive overhead of performing CTO is small on the average; only an 2.4% increase
in capacitive cost is observed. Since significant reductions in TNS and WNS are
obtained, it is not surprising that the yield of the “R-Tree” structures is higher after
CTO compared with after CTS. Moreover, we also note that the “R-Tree” structures
have higher yield after CTO compared with the “Tree” structures after both CTS and
CTO. This confirms the importance of considering both latency and safety margins
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during CTS. Nevertheless, if the initial clock tree is constructed with a too small safety
margin Muser, CTO may not be able to achieve timing closure, and the yield may be
inadequate (See Muser = 20 ps and 20 ps for scaled s15850 and ecg, respectively.)
4.6.2 Evaluation of latency-bounded clock trees
We are interested in improving yield on the circuits, ecg, aes, and scaled s15850.
As observed in Table 4.1, the “R-Tree” structures performed better compared with the
“Tree” structures mainly because of their shorter latencies. Therefore, we speculate
that we may be able to improve performance by combining the use of safety margins
and latency bounds. Moreover, potentially, by imposing a latency bound, a smaller
safety margin Muser can be used, which may translate into savings in capacitive cost.
In Table 4.2, we construct three versions of the “L-R-Tree” structure on each circuit,
each with the same safety margin Muser but a different latency bound Luser. The
safety margin Muser is set to 25 ps, 30 ps, and 50 ps because these safety margins
seem to provide a reasonable starting point in yield and capacitive cost (see the
relevant results for “R-Tree” in Table 4.1, which are repeated in Table 4.2).
In Table 4.2, we observe that the framework is capable of constructing clock trees
meeting specified latency bounds. For example, on ecg and aes, the “R-Tree” struc-
tures have latencies of 382 ps and 2207 ps, respectively; the “L-R-Tree” structures
have latency ranges of 265 ps to 318 ps and 1483 ps to 1863 ps, respectively. More-
over, it is observed that it is not too costly to reduce the latency quite substantially.
The capacitive overheads are at most 15%.
We observe that the performance in TNS and WNS after CTS is inconclusive. On
some circuits and for certain latency bounds, the performance of the “R-Tree” struc-
tures is better and for others, “L-R-Tree” structures have better performance. This
may be because of the imperfect root construction that is applied in the construc-
tion of both the “R-Tree” and the “L-R-Tree”. However, after CTO, the “L-R-Tree”
92
structures seem to obtain better performance in TNS and WNS, if a Luser is set to
an appropriate value.
Moreover, the yield of the “L-R-Tree” structures is better compared with the “R-
Tree” structures. On scaled s15850 and ecg, the yield is better after CTO compared
with after CTS, as expected. However, on aes, it is observed that the yield is actually
better after CTS compared with CTO, even though the performance is better in
TNS and WNS after CTO. We believe that this may be because the performance in
TNS and WNS does not correlate perfectly with yield performance. However, we still
believe that TNS and WNS are useful metrics for optimization.
Based on the results in Table 4.1 and Table 4.2, it seems essential to combine
the use of safety margins and latency bounds to be able to construct clock trees with
high yield. Only the “L-R-Tree” is capable of obtaining a yield of 100% (after CTS or
CTO) on all the circuits. Moreover, the “L-R-Tree” structures are cheaper in terms
of capacitance compared to the clock trees constructed with larger safety margins
Muser in Table 4.1.
4.7 Conclusion
In this chapter, we have extended the UST-LTSM framework proposed in Chap-
ter 3 by introducing the concept of an LCG that captures, skew constraints, latencies,
and skews committed in a synthesis process. Based on the LCG we have proposed a
framework that constructs latency-bounded clock trees given a user-specified latency
bound Luser and a user specified uniform safety margin Muser, which translates yield
improvements.
As outlined in the future work in Chapter 8, we plan to solve component (1) of
the problem defined in Section 4.3, i.e., determining appropriate Muser and Luser, and
the problem as a whole.
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5. CLOCK TREE OPTIMIZATION FOR MCMM USING
A REDUCED SLACK GRAPH
5.1 Introduction
This chapter discusses solutions to the MCMM CTS problem with OCV. In par-
ticular, CTO techniques for designs with MCMM are proposed, i.e., techniques to
tune an initially constructed clock tree that is required to operate in multiple corners
and modes. The proposed algorithms can directly be applied to perform CTO for the
SCSM CTS problem with OCV, which is performed in Chapter 4. (Details on how
the techniques proposed in this chapter can be applied to the SCSM problem with
OCV is discussed later in this chapter.)1
Timing closure after the construction of a clock tree for MCMM designs persists
to be a challenging problem. Each corner and mode combination constitutes a sce-
nario, and in each scenario, timing constraints must be satisfied even when the clock
network is under the influence of OCV. Clock trees for MCMM designs are typi-
cally constructed using a two phase approach. First, a clock tree, most probably
with timing violations, is constructed in a CTS phase. Next, the skew violations are
removed using a CTO phase. CTO has been studied for SCSM [18], single-corner
multiple-mode (SCMM) [22,49,50], and MCMM [19,20,23,24,29,51,52] designs.
In [22, 49, 50], CTO was performed by inserting adjustable delay buffers, i.e.,
buffers that realize different delays in different modes. In [51], the reconstruction of
a hierarchical top-level clock tree was performed. Skew variation minimization across
different scenarios was explored in [23]. In [23], the skew variations across different
scenarios was reduced. In [18], CTO using limited delay buffering at the sequential
elements, or sinks, of a clock tree was studied. The optimization was guided by a
1The contributions in this chapter have been published in [30] c© IEEE 2011.
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solution to a linear program (LP). For MCMM designs, sinks with similar timing
were clustered and buffered in [19] to remove the worst timing violations. To avoid
the situation where the optimization for a scenario degrades the performance of the
clock tree in a different scenario, the timing improvement of each modification was
validated across all scenarios. To circumvent the need to check the timing profile
after each modification of the clock tree, the authors in [52] proposed to compress
all the scenarios that share the same mode into a single compressed scenario, which
results in the number of compressed scenarios being equal to the number of modes.
A similar compression was performed in [20], in which the timings in separate modes
were correlated using an LP formulation. In [24], the LP formulation in [20] was used
to determine a set of positive and negative delay adjustments to improve the global
timing profile.
In this chapter, we propose an MCMM CTO framework based on slack redistri-
bution using a reduced slack graph (rSG). A central contribution of the framework
is that we reduce the MCMM problem to an equivalent SCSM problem. The reduc-
tion is made by first capturing the timing constraints of each scenario in a separate
slack graph. Next, the separate slack graphs are reduced to a single rSG based on
linearization of delay adjustments and dominating timing constraints. The reduc-
tion enables certain CTO techniques for SCSM designs to be directly applicable to
MCMM designs.
Compared to [52], which transforms an MCMM problem to an SCMM problem,
the compactness of our proposed reduction of the MCMM problem to an SCSM
problem is obvious. A more significant advantage is the graph representation of
the reduced SCSM problem. Not only is the reduced slack graph representation
more compact compared to [20,24], many existing graph algorithms are also directly
applicable for CTO.
The proposed CTO techniques are based on slack redistribution using a rSG. It
involves finding a set of delay adjustments based on an LP formulation to remove
all timing violations. However, it is challenging to realize a specific delay value, i.e.,
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a precise delay adjustment. Therefore, we expand the point solution from the LP
formulation into feasible delay adjustment ranges (FDARs). Next, delay adjustments
are realized within the expanded FDARs.
Compared to [18], which modified the clock tree at the leaf nodes, we perform
modifications to the clock tree at internal nodes, possibly resulting in lower-cost
solutions. Compared to [19], our framework considers the timings in all scenarios
simultaneously before performing modifications to the clock tree. We view our work
as orthogonal to the work in [24], because that work is focused on realizing negative
delay adjustments, which is not considered in our work. However, we believe that
the techniques in [24] could be incorporated in our framework to further improve the
results.
The experimental results show that on a set of synthesized benchmark circuits
from [39], the proposed framework reduces the total negative slack (TNS) and the
worst negative slack (WNS) by 84% and 83%, respectively. The overhead is a modest
4% increase in the capacitive cost.
The remainder of this chapter is organized as follows: Preliminaries are introduced
in Section 5.2 and previous works are described in Section 5.3. The rSG is proposed
in Section 5.4 and the proposed framework is given in Section 5.5. The experimental
results are presented in Section 5.6 and the chapter is concluded in Section 5.7.
5.2 Preliminaries
The clock signal delivered to the sequential elements must meet the setup and hold
time constraints in each scenario. For the remainder of the chapter, we denote the
set of corners, the set of modes, and the set of scenarios as C, M , and S, respectively.
After an initial clock tree has been constructed, the slacks in the setup and hold
time constraints with OCV in Eq. (4.1) and Eq. (4.2) are respectively
setup slackij = tj + T − δj − ti − tCQi − tSj − δi, (5.1)




ij − δi − tj − tHj − δj, (5.2)
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where the notation and the delay variations are estimated as in Chapter 4. Note that
a negative slack corresponds to a skew constraint violation and as the timing and the
topology of the clock tree are available, it is advantageous to capture the slacks rather
than the skew constraints because the slacks simultaneously capture skew constraints,
the arrival times, and the delay variations. The slacks in Eq. (5.1) and Eq. (5.2) can be
captured in a slack graph (SG). A separate slack graph is formed to capture the slacks
in each scenario. In a slack graph G = (V,E), the vertices V represent the sequential
elements and the edges E represent the slack in the skew constraints. For example,
FFi and FFj are represented as vertex i and vertex j, respectively, in Figure 5.1(a).
The slack in the hold time constraint between FFi and FFj is represented with an
edge eij from vertex i to vertex j, with the weight wij of hold slackij in Eq. (5.2).
Similarly, the slack in the setup time constraint is represented with an edge eji from
vertex j to vertex i, with a weight wji of setup slackij in Eq. (5.1).
slackij = wij + △i - △j






Fig. 5.1. (a) A slack graph for an SCSM circuit: The edge eji with a
weight of wji = −4 indicates a slack violation of 4. (b) The slack on the
two respective edges are shown as a function of the current slacks and
the delay adjustments 4i and 4j. The slack violation can be resolved by
assigning 4i = 0 and 4j = 4.
To eliminate any skew constraint violations, i.e., negative slacks, some adjustments
of the arrival times to the FFs have to be made. Let 4i and 4j be the delay
adjustments of the arrival time of the clock signal to FFi and FFj, respectively. To
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satisfy the skew constraints, the following constraints on the delay adjustments are
formulated:
4i −4j ≤ setup slackij, (5.3)
4j −4i ≤ hold slackij, (5.4)
The insertion of delay adjustments has an equivalent graph representation. In Fig-
ure 5.1(b), let slackij and slackji be the slack in the skew constraints represented with
the edges eij and eji, respectively. Next, slackij = wij +4i − 4j, where wij is the
slack in the constraint before the delay adjustments, which is shown in Figure 5.1(a),
i.e., wij = 10 and wji = −4, respectively. Similarly, slackji = wji +4j −4i.
From the equations it can be observed that delay adjustment is equivalent to a
redistribution of the slack from the incoming edges of a vertex to the outgoing edges.
The clock tree optimization problem becomes that of finding the least amounts of
delay adjustments that redistribute the slacks such that all negative edges in all slack
graphs are eliminated. In Figure 5.1, the slack violations can be resolved by assigning
0 and 4 to the delay adjustments 4i and 4j, respectively.
The main challenge is that every delay adjustment affects the slack graphs in
each scenario simultaneously. However, the magnitude of a delay adjustment in one
scenario differs from the magnitude in a different scenario. Moreover, after some delay
adjustments are realized, the delay variations caused by OCV in the constraints will
change, which necessitates an update of the factors δi and δj that define the setup
and hold slack in Eq. (5.1) and Eq. (5.2). This is essentially the CTO problem that
we tackle in this chapter.
5.3 Previous studies
In this section, the relevant previous studies on clock tree optimization are re-
viewed. CTO driven by clock scheduling, i.e., the process of specifying a feasible
arrival time at the sequential elements, was proposed in [18]. A linear program was
solved to find the minimum amounts of delay adjustments that remove all timing
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violations. However, the technique is limited to SCSM designs. Moreover, in [18]
delay adjustments were only realized at the leaf nodes of the clock tree, which may
be costly.
In [19], the worst timing violation across all scenarios is iteratively reduced. After
each optimization is performed, the solution is accepted only if the overall timing
has improved, in order to avoid oscillating between the optimization of two different
scenarios. The drawback of this approach is that it performs greedy optimization.
To optimize the timing across multiple corners simultaneously, corner compression
was proposed in [52] as follows: Each scenario consists of a mode and a corner, and
scenarios that share the same mode are placed together and form a group. A separate
group is formed for each mode. Within each of these groups a winner scenario is
determined, which could for example be the scenario with the most timing violations.
Now, let the winner scenario of a group be denoted as S∗. Next, the required arrival
times to the clock sinks in scenario S∗ are modified to capture the timing constraints
in all other scenarios of the corresponding group. Each sequential element is examined
one at a time. For the worst negative slack obtained in scenario S ′ in the same group,
the required arrival time at the same sink in scenario S∗ is modified as follows:
S∗modreq = S
∗
req − (S∗slack − αS ′slack)γ, (5.5)
where S∗modreq and S
∗
req are the modified required arrival time in scenario S
∗ and the
initial required arrival time in scenario S∗, respectively; S∗slack and S
′
slack are the slack
at the corresponding sink in scenario S∗ and S ′, respectively; α is the ratio between
the arrival times of the clock signal to the same sink in the two scenarios; 0 ≤ γ ≤ 1
is a user specified parameter. The advantage of the approach is that the number of
scenarios is reduced to the number of modes |M |. However, the limitation is that
optimization is performed with respect to required arrival times of individual sinks,
which do not consider the global picture of the timing violations among all sinks.
An LP formulation for MCMM designs was proposed in [20]. The linear program
determines a set of delay adjustments that are to be realized, similar to the SCSM
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technique in [18]. The LP formulation captures each skew constraint with |M | linear
constraints as follows:
ci4mi − cj4mj − smij ≤ pathslackmij , m ∈M, (i, j) ∈ E (5.6)
where, ci and cj are constants dependent on the corner information, pathslack
m
ij
is similar to the hold slackij or setup slackij in Eq. (5.1) or Eq. (5.2); s
m
ij ≥ 0 is
minimized in the objective. If smij > 0, timing violations still exist. In a sense, the
corner constants facilitate a compression of the different corners as in [52]. Based on
the LP formulation in [20], the work in [24] determines suitable delay adjustments
to minimize negative slacks. Positive delay adjustments are realized using buffer
insertion and negative delay adjustments are realized using topological changes.
We propose to reduce the MCMM problem to an equivalent SCSM problem, i.e.,
a single scenario problem, which is an improvement over the compression to |M |
scenarios in [20,52]. The reduction allows certain optimization techniques developed
for SCSM designs to be directly applicable to MCMM designs. To optimize the clock
tree we allow modification at internal nodes using feasible delay adjustment ranges,
which is an improvement over [18]. We view our work in this chapter as orthogonal
to the work in [24] as it is focused on positive delay adjustments and that work is
focused on the realization of negative delay adjustments.
5.4 Reduced slack graph
In this section we reduce an MCMM problem to an equivalent SCSM problem by
using a reduced slack graph (rSG). The reduction is based on finding a set of domi-
nating slack constraints such that if the dominating slack constraints are satisfied, all
slack constraints across all scenarios are satisfied. Specifically, this involves reducing
the separate slack graphs of different scenarios in an MCMM design to a single rSG.
(For the SCSM CTS problem with OCV, only a single SG exists, which is equivalent
to the rSG proposed in this section.)
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We derive the concept of dominating slack constraints and the rSG as follows:
consider a two flip-flop circuit with two scenarios. The slacks in each of the scenarios
are captured in a separate slack graph as shown in Figure 5.2(a). Next, consider
removing the negative slack on the edge from vertex j to vertex i in both scenarios.
The two edges impose the following two constraints, 41i −41j ≤ w1ji, and 42i −42j ≤
w2ji, in scenario 1 and scenario 2, respectively. 41i , 41j are the delay adjustments to
the sinks i and j in scenario 1, respectively; 42i and 42j are the delay adjustments to
the sinks i and j in scenario 2, respectively. However, the pairs of delay adjustments
(41i , 42i ) and the pair of delay adjustments (41j , 42j) are coupled.
Next, assume a linear dependence of delay adjustment across different scenarios,
i.e., a delay adjustment 41i in scenario 1 is linearly related to a delay adjustment of
42i = c1241i in scenario 2. With the linearization, the skew constraints in scenario
2 are expressed using the delay adjustments in scenario 1, i.e., 42i − 42j ≤ w2ji is
expressed as c1241i − c1241j ≤ w2ji, which is equivalent to 41i −41j ≤ w2ji/c12. Next,








}, with c11 = 1. In general,




= wredji , (5.7)
where wredji is the dominating upper bound of the skew constraints, scenario 1 is the
reference scenario, and c1s are obtained through simulations. The rSG of the two slack
graphs in Figure 5.2(a) is shown in (b). We refer to the single graph that captures
the separate SGs for each scenario as a reduced slack graph (rSG). In this example,
we observe that the slack violation of −5 obtained in scenario 2 is dominated by the
slack violation of −4 obtained in scenario 2, even though it is smaller in magnitude.
Note that there is a substantial difference between assuming that the delay ad-
justments across all scenarios are linearly dependent (an assumption made in this
chapter) and that the delay across all scenarios are linearly dependent (assumed in
parts of Chapter 6). It is well known that the delay across all scenarios is not lin-
early dependent, this is one of the main reasons why MCMM CTO is complicated.
However, it is more reasonable to assume that when a delay adjustment is realized,
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i j
c12△1  = △2




min{-4, -5/2} = -4













Fig. 5.2. (a) Two SGs of two scenarios for two flip flops. (b) The rSG
obtained with a delay linearization constant c12 = 2.
by inserting a buffer in the clock tree, for example, the resulting delay changes across
the scenarios can be approximated linearly, as this is a minor modification. The
proposed linearization and optimization is analogous to the steepest gradient decent
optimization method for non-linear optimization problems. Even though an opti-
mization problem may be non-linear and non-convex, the linearization technique is
often capable of guiding an optimization process. In our proposed reduction, the
non-linearity of the delay in the clock tree is captured in the slack graphs, we only
linearize (approximate) the delay changes resulting from delay adjustments realized
in the clock tree. In a sense, the rSG is the linearized gradient of the CTO problem.
A precondition of the proposed reduction is that the same linearization constants
for the delay adjustments are used for each flip flop in the circuit. This condition
does not hold if different parts of the die operate in different modes at the same time
(for example, if multiple voltage islands with different supply voltages are used).
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5.5 Proposed CTO framework
The flow for the proposed optimization framework is outlined in Figure 5.3. Using
the rSG, the MCMM CTS problem with OCV is transformed into a SCSM CTS
problem with OCV. (For SCSM designs, as in Chapter 4, no reduction is required to
be performed as the single SG is equivalent to the rSG.) Next, slack redistribution is
performed using a clock scheduling driven technique similar to that in [18]. Instead of
performing delay adjustment at leaf nodes as in [18], we realize the delay adjustments
at the internal nodes of the clock tree where buffers are already placed, as in [24]. The
difference here is that we use the concept of feasible delay adjustment range (FDAR)
to realize a delay adjustment determined by a linear program. Although the linear
program solution is a point solution, we expand that solution into FDARs to allow
more flexibility.
In the framework, an rSG is first formulated with respect to the sinks of the clock
tree as detailed in Section 5.4. (For SCSM designs, the single SG is equal to the rSG.)
Next, a linear program is formulated based on the rSG and solved to find a set of
delay adjustments to remove all timing violations, which is explained in Section 5.5.1.
Finally, in Section 5.5.2, the delay adjustments are realized using a concept of feasible
delay adjustment range (FDAR). However, when modifications are made to the clock
tree, the deterioration caused by the OCV may become more severe. Therefore, the
slack redistribution process is performed iteratively until all timing violations are
removed or no timing improvements are achieved in two consecutive iterations.
5.5.1 Assignment of delay adjustments
In this step, a set of delay adjustments, i.e., modifications of the clock tree, are
determined using an LP formulation. Ideally, we want to eliminate slack violation,
and therefore, the objective function should involve the total negative slack (TNS)
and the worst negative slack (WNS). Moreover, we do not want to insert more delay








from solution of LP  
Realize delay adjustments
using FDARs
Improvement of TNS and WNS
No
Yes
Fig. 5.3. The flow for CTO using slack redistribution.
ctns, and cinsert to denote user specified parameters that are set to prioritize WNS,
TNS, and the overall inserted delay. The LP formulation for the problem of delay








∆bk , i ∈ V,
4i −4j − sij ≤ wij, (i, j) ∈ E,
sij ≤WNS, (i, j) ∈ E,∑
(i,j)∈E
sij = TNS, (i, j) ∈ E,
sij ≥ 0, (i, j) ∈ E,
∆bk ≥ 0, bk ∈ B,
where B is the set of buffer locations, 4i is the accumulated delay adjustment
on the path from the source of the clock tree to the buffer corresponding to vertex i
in the rSG; wij is the weight of an edge eij in the rSG. If the solution to this linear
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program has sij = 0 for all (i, j) ∈ E, we have a delay adjustment solution that
eliminates all slack violations. Otherwise, any edge (i, j) ∈ E that has sij > 0 would
still have slack violation between them. (To save run-time, the rSG is formulated
with respect to the leaf level buffers to reduce the LP formulation without modifying
the problem formulation.)
It is well known for the SCSM problem that if an SG contains negative cycles [2], no
assignment of delay adjustments can remove all the timing violations. The variables
sij,∀(i, j) ∈ E, are introduced to allow Eq. (5.8) to be solved even if the rSG contains
negative cycles.
5.5.2 Realization of delay adjustments using FDARs
After a set of delay adjustments have been determined from the point solution
of the LP formulation in Eq. (5.8), they are realized by modifying the clock tree by
inserting buffers and detouring wires. However, it is challenging to realize a specific
delay value. In this section, a method to extend a delay adjustment, i.e., a point, to
a feasible delay adjustment range (FDAR) is presented.
The FDARs, which contain the LP solution, are determined such that if each delay
adjustment is realized within the respective FDAR, the same timing performance in
terms of TNS and WNS will be obtained, as if every delay adjustment was realized
precisely.
Consider a clock tree with a set of arrival times to the sinks, denoted as AT, and
a set of delay adjustments determined by the LP formulation in Eq. (5.8). If all delay
adjustments are realized exactly, the arrival times to the sinks would be ATtarget.
Based on the the target arrival times ATtarget and the current topology of the clock
tree, a rSGtarget is formed. Next, the delay adjustment ∆bi at buffer location bi is
converted into an FDAR as follows: We denote the set of sinks downstream of buffer
at bi as Sbi . We now find the minimum-weight edge in rSG
target from a sink not in
Sbi to Sbi and refer to the minimum weight as w
in
bi
. Similarly, we find the minimum-
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of the delay adjustment ∆bi is formulated as:







Here, woutbi and w
in
bi
are the timing slacks around the delay adjustment ∆bi . After
a delay adjustment has been realized, the ATtarget and rSGtarget are updated with
respect to the inserted delay. Moreover, when Eq. (5.8) is solved to find the delay
adjustments, some skew constraints may have been violated, i.e., sij > 0 for some
(i, j) ∈ E. Any such violations must be transferred to the rSGtarget by relaxing the
corresponding constraints by the same amount.
Note that a larger delay adjustment usually implies a greater influence of OCV
on the clock tree, which is not accounted for in the use of FDARs. However, we have
not observed any severe negative impacts.
5.6 Experimental results
The proposed algorithms are implemented in C++ and the experiments are per-
formed on the same machine as described in Chapter 2.
5.6.1 Experimental setup for the MCMM CTS problem with OCV
The proposed algorithms and the MCMM CTS problem with OCV are evaluated
using an MCMM extension of the Monte Carlo framework proposed in Chapter 3.
The benchmarks circuits used in the evaluation were obtained by synthesizing Open-
Cores [38] verilog specifications using an MCMM flow with Synopsys DC and ICC.
The circuits are publicly available online [39].
The benchmark circuits specify the skew constraints, sink locations, and sink
capacitances. A summary of the characteristics of the benchmark circuits is given
in Table 5.1. The nominal performance of the clock network is dependent on the




Circuits Scenarios Modes Corners Sinks Skew constraints
(name) (num) (num) (num) (num) (num)
mcmm fpu 9 7 3 715 213225
mcmm ecg 9 7 3 7674 798082
mcmm aes 9 7 3 13216 637936
voltages are applied (0.7 V to 1.16 V), and in different process corners ss, tt, and
ff , the corner dependent performance is mimicked by adjusting the nominal channel
length of the device with +5%, 0%, +5%, respectively.
The quality of a clock tree is evaluated in two ways. When we evaluate how
different techniques proposed in this work affect the clock tree, we use the total
negative slack (TNS) and worst negative slack (WNS). These numbers are obtained as
follows. We perform a simulation of the clock tree to obtain the nominal performance
in each scenario. Based on the timing information obtained in these simulations,
we compute the delay variations based on Eqs. (4.3)–(4.4), and the (negative) slack
based on Eqs. (5.1)–(5.2). In the evaluations of Eqs. (4.3)–(4.4), cocv = 0.05 is used
for moderate OCV and cocv = 0.075 is used for more severe OCV.
When we compare the clock tree synthesized by the proposed work with an earlier
study, we use the Monte-Carlo simulation framework in [29]. In this earlier study, the
robustness of a clock tree is measured in terms of yield. A Monte Carlo framework
simulates each clock tree 250 times for each scenario (a total of 2250 simulations).
In each of these simulations the clock tree is subject to (15%) voltage, (30%) tem-
perature, (10%) wire width, and (5%) channel length. The yield of a clock tree is
calculated to be the ratio of the number of Monte Carlo simulations with no timing
(skew or slew) violations to the total number of Monte Carlo simulations.
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5.6.2 Evaluation based on TNS and WNS
The experimental results of our proposed CTO framework are summarized for
moderate OCV (cocv = 0.05) and for more severe OCV (cocv = 0.075) in Table 5.2.
To demonstrate the effectiveness of our proposed CTO framework we compare the
performance of several different structures. The clock trees constructed by our frame-
work before and after CTO are denoted “pre-CTO” and “post-CTO”, respectively.
There are two rows for “post-CTO”, one for when the “pre-CTO” clock tree is op-
timized for moderate OCV and one for when the “pre-CTO” clock tree is optimized
for severe OCV. The clock trees and the reconfigurable clock trees constructed in [29]
are denoted “CT” and “RCT”, respectively. The reconfigurable clock tree “RCT” is
a clock tree that is reconfigured based on the corner and mode in which the clock tree
is operating. More details of an “RCT” are provided in Chapter 6.
First, we discuss the performance of our framework in terms of TNS and WNS.
Except for “post-CTO”, each structure has entries for TNS and WNS; one for cocv =
0.05 and one for cocv = 0.075. In Table 5.2, it is observed that the initial clock
trees (“pre-CTO”) have substantial numbers of timing violations. Both number and
the magnitude of the timing violations are higher when the OCV are increased from
moderate (cocv = 0.05) to severe (cocv = 0.075), as expected. For the moderate
OCV, it is observed that when CTO is applied, our framework is capable of removing
all timing violations from the circuits mcmm fpu and mcmm ecg. The reduction of
TNS and WNS for the circuit mcmm aes are 79% and 70%, respectively. On the
average, the capacitive overhead of the CTO framework is 3%. For the severe OCV,
it is observed that when our CTO framework is applied, all the timing violations are
removed from the circuit mcmm fpu, the timing violations are drastically reduced for
mcmm ecg, and the timing violations are modestly improved for mcmm aes. The TNS
and WNS are reduced by 33% and 38%, respectively, at the expense of a capacitive
overhead of 3% on mcmm aes. (Note that the comparison with the “CT” and “RCT”
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Table 5.2
CTO evaluation of TNS and WNS under moderate and severe OCVs.
‘n/a’ stands for not applicable.
Circuits Struc- TNS/WNS TNS/WNS Cap Run-
tures cocv = 0.05 cocv = 0.075 time
(ps/ps) (ps/ps) (pF) (min)
mcmm pre-CTO 220/22 446/34 3.23 15
fpu post-CTO 0/0 ‘n/a’ 3.37 25
post-CTO ‘n/a’ 0/0 3.43 25
CT in [29] 177/27 300/31 3.78 8
RCT in [29] 79/14 238/34 4.12 6
mcmm pre-CTO 184/18 931/31 16.76 66
ecg post-CTO 0/0 ‘n/a’ 16.89 92
post-CTO ‘n/a’ 52/3 17.06 124
CT in [29] 1914/30 4105/48 17.27 53
RCT in [29] 1335/21 4217/38 17.92 37
mcmm pre-CTO 2147/29 7005/42 46.68 224
aes post-CTO 462/9 ‘n/a’ 48.73 326
post-CTO ‘n/a’ 4641/26 50.54 313
CT in [29] 8702/77 34018/104 61.59 131
RCT in [29] 3208/43 23411/78 83.06 198
in Table 5.2 are not fair since those structures were optimized for yield [29] and not
TNS and WNS.)
Ideally, we would like to perform a direct comparison of our work with earlier
studies on CTO. However, neither the circuits nor the constructed clock trees in
recent earlier studies are publicly available because of IP restrictions.
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Table 5.3
CTO evaluation in terms of yield.
Circuits Struc- Cap Yield Run
tures time
(pF) (%) (min)
mcmm pre-CTO 3.23 87.3 15
fpu post-CTO 3.37 100.0 25
CT in [29] 3.78 67.6 8
RCT in [29] 4.12 98.8 6
mcmm pre-CTO 16.76 98.4 66
ecg post-CTO 16.89 100.0 92
CT in [29] 17.27 94.0 53
RCT in [29] 17.92 99.6 37
mcmm pre-CTO 46.68 71.2 224
aes post-CTO 48.73 99.3 326
CT in [29] 61.59 16.7 131
RCT in [29] 83.06 99.1 198
5.6.3 Yield evaluation
To facilitate some comparisons with earlier studies, we compare our results with
existing tree construction algorithms on publicly available benchmark circuits. For
a fair comparison with [29], we evaluate the robustness of the optimized clock trees
in terms of yield using the MCMM Monte Carlo evaluation framework in Table 5.2
(proposed in [29]).
The initial trees (labeled “pre-CTO”) in Table 5.2 and Table 5.3 are obtained
using the tree construction algorithm in [29]. However, we construct the clock trees
with smaller safety margins because some timing violation can be removed using
CTO. From the results from reported in Table 5.2, we find it interesting that the
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initial clock trees constructed using smaller safety margins have superior yield when
compared to the results in [29]. We believe that the superior performance stems from
the clock trees constructed being smaller when smaller safety margins are inserted.
If an initial tree is smaller, it is less susceptible to OCV.
Next, based on circuit simulation, we observe that if we set cocv = 0.05 and perform
CTO we can obtain high yield for the Monte Carlo framework in [29]. Therefore, we
show the clock trees (“post-CTO”) optimized for cocv = 0.05 in Table 5.2 in Table 5.3.
The “post-CTO” structures optimized for cocv = 0.075 have similar yield performance.
5.7 Summary and Future work
In this chapter, a rSG was formulated to reduce an MCMM CTO problem into an
SCSM CTO problem based on dominating skew constraints. Next, based on the rSG,
delay adjustments were extended into FDARs to simplify the process of realizing the
delay adjustments. The experimental results demonstrate significant improvement in
timing performance with marginal increase in capacitive overhead. (The concept of
FDARs is used in the CTO that is performed in Chapter 4. Scenario reduction is not
required to be performed as the designs in that chapter only have one scenario.) In
Chapter 6, the concept of scenario reduction is adapted to be applied to CTS.
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6. CONSTRUCTION OF RECONFIGURABLE CLOCK
TREES FOR MCMM
6.1 Introduction
In this chapter, we focus solutions to the tree construction phase of the MCMM
CTS problem with OCV. (Solutions to the CTO phase of the MCMM CTS problem
with OCV were presented in Chapter 5.) The proposed solutions are based on ex-
tending the Greedy-UST/DME algorithm that was developed for SCSM to handle
MCMM and adapting the scenario reduction in Chapter 5 to CTS.1
The MCMM CTS problem with OCV is challenging because both the propagation
delay of the clock signal through the clock network and the imposed skew constraints
are dependent on the scenario. Moreover, the timing constraints between the different
scenarios may be incompatible with each other.
Clock networks for MCMM designs can be constructed using either a
correct-by-construction or a legalization approach. In the special case of SCSM de-
signs, the Greedy-UST/DME algorithm in [6] can synthesize clock trees with a correct-
by-construction approach. A legalization approach corrects the timing violations in
all scenarios for a given clock network. In [18], an SCSM clock tree is legalized by
inserting delay buffers at the sequential elements of a clock tree. In [53], an SCSM
clock tree is resynthesized to reduce routing capacitance at the expense of a marginal
increase in skew. In [19], delay insertion in the form of buffer insertion is performed,
and clock sinks with similar timing are clustered to remove the worst skew violations.
In [21], the buffered topology of a clock tree is changed to reduce the source-to-sink-
delay of certain sequential elements to reduce skew violations. The algorithm in [21] is
guided by a linear program formulated in [20]. In [25], [50], and [22] a multiple-mode
1The contributions in this chapter have been published in [29,32] with copyright held by ACM.
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clock tree is tuned by inserting mode-adjustable delay buffers. The adjustable delay
buffers are configured using a mode-control signal. The construction of a top-level
clock tree is performed in [54], by enumerating different tree topologies and applying
dynamic programming. In [51], the top parts of a clock tree are reconstructed using
linear programming while considering clock gates, multiplexers and dividers. In [23],
modifications are made to a clock tree to reduce the skew variance between different
scenarios. The drawback of the legalization approach is that the quality of the final
solution is greatly dependent on the original solution and the order of the legalization
steps taken.
A main challenge of constructing clock networks for MCMM is that the skew con-
straints in different scenarios may be incompatible. In particular, when two subtrees
are physically joined, the delays of the clock signal from that joining point to all
sinks below become fixed. However, the delays are fixed differently in different sce-
narios, resulting in different skews in different scenarios, which may result in timing
violations if the skew constraints of the different scenarios are incompatible.
Active in Mode 1
Active in Mode 2
Active in Mode 1 & 2
Mode
Clock source
1 2 1 2
1 2
Fig. 6.1. In a mode reconfigurable clock tree, a different top part of the
clock tree is active depending on the active mode (1 or 2). Both subtrees
at the bottom are shared and active in both modes.
We propose to construct a mode reconfigurable clock tree (MRCT). An example
of an MRCT for two modes is illustrated in Figure 6.1. In each mode, only some
parts of the MRCT are active and they form a clock tree that delivers the clock
signal to the sequential elements. In general, the top part of the MRCT is mode
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reconfigurable, and the bottom part of the MRCT is shared among the modes. A
one-input-multiple-output demultiplexer (demux) and OR-gates are used to realize
the structure. Only one output of the demux is replicating the clock source. The
other outputs are grounded.
We propose to consider the occurrences of incompatible skew constraints in MCMM
using the contrasting concepts of mode separation and scenario compression. Mode
separation involves using OR-gates to separate the clock trees delivering the clock sig-
nal in different modes. Scenarios that are pair-wise mode incompatible are assigned
to different input pins of the inserted OR-gates, circumventing the incompatibility.
Scenario compression involves the introduction of a compressed skew constraint graph
(cSCG). As a consequence, the MCMM problem can be compressed to an equivalent
single corner multiple mode (SCMM) or SCSM problem. The compression is based
on capturing the skew constraints in different scenarios in different SCGs. Next, the
SCGs of the different scenarios are compressed into an cSCG based on delay lin-
earization across the scenarios. The compression is performed such that if the skew
constraints in the cSCG are satisfied, the constraints in each of the original SCGs are
satisfied.
A straightforward alternative to the two proposed methods is to directly join sub-
trees with incompatible constraints. However, if a pair of subtrees with incompatible
constraints are joined, negative cycles are created in the SCGs, indicating that ev-
ery skew constraints (with the full safety margin) cannot be satisfied. The negative
cycles can be removed from the SCGs by reducing the safety margins in the skew
constraints while attempting to minimize the maximum reduction of safety margin
from a single skew constraint. The drawback of this approach is that the reduction
of safety margins from the skew constraints may result in degraded robustness of the
clock network.
The proposed MRCT is constructed using a bottom-up synthesis process based
on a generalization of the UST/DME algorithm for MCMM designs. For SCSM
designs, the UST/DME algorithm consists of iteratively merging two subtrees into a
114
larger subtrees while ensuring that all skew constraints are met. For MCMM designs,
the merging would have to consider skew constraints across all corners and modes.
To avoid encountering subtree-pairs that are incompatible because of constraints in
scenarios that share the same mode but have different corners, the MCMM problem is
compressed to a SCMM problem before the bottom-up merging process is performed.
Next, if two subtrees cannot be merged because of incompatible skew constraints in
two different modes, overhead circuitry in the form of an OR-gate is inserted at the
roots of the two incompatible subtrees. The incompatible modes are separated and
assigned to different input pins of the inserted OR-gates. A separate clock tree is
constructed for each of the incompatible modes. To the best of our knowledge, this is
the first work that considers arbitrary skew constraints in the construction of a clock
network for MCMM designs.
The experimental results show that our proposed methodology is capable of con-
structing clock networks that meet timing constraints across different corners and
modes for three synthesized circuits, with the largest circuit having 13, 216 sequential
elements and 637, 936 skew constraints.
The remainder of the chapter is organized as follows. The preliminaries that in-
clude the problem formulation are presented in Section 6.2. Scenario compatibility
and techniques to resolve scenario incompatibility are discussed in Section 6.3. The
proposed methodology is given in Section 6.4 and the experimental results are de-
scribed in Section 6.5. The chapter is concluded with a summary and future work in
Section 6.6.
6.2 Preliminaries
6.2.1 Skew constraints, safety margins, and clock scheduling for MCMM
The clock network of each integrated circuit delivers a synchronizing clock signal
to each of the circuit’s sequential elements. As in Chapter 5, let C be the set of
corners, M be the set of modes, and S be the set of scenarios. In each scenario s ∈ S,
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the clock signal must be delivered meeting setup and hold time constraints. The setup
and hold time constraints are introduced in Eq (1.1) and Eq (1.2) in Chapter 1. Next,
the constraints are reformulated into skew constraints, which are shown in Eq (1.3).
In each scenario s ∈ S, the skew constraints in Eq. (1.3) are captured in a skew
constraint graph (SCG), i.e., a separate SCG is created for each scenario.
To satisfy the skew constraints under OCV, safety margins are required to be
introduced as described in Chapter 3. In chapter, a uniform safety margin Muser
introduced in all skew constraints by reducing (decrementing) all edge weights in the
different SCGs with Muser, i.e., lij +Muser ≤ skewij ≤ uij −Muser.
A set of relative arrival times of the clock signal to the sequential elements is called
a clock schedule. In SCSM, a clock schedule is feasible if the arrival times satisfy the
skew constraints captured in an SCG. Clock scheduling is the process of specifying
a clock schedule and it can either be static or dynamic. In static clock scheduling
the relative arrival times to each of the sequential elements is determined simulta-
neously. In dynamic clock scheduling a clock schedule is determined incrementally
by iteratively performing pairs-wise skew commitments between sequential elements.
By performing |V | − 1 iterative skew commitments, a complete clock schedule is ob-
tained. In MCMM, the a clock schedule is considered feasible if the relative arrival
times satisfy the skew constraints in each SCG of the |S| scenarios.
6.2.2 Problem definition
In this chapter, the MCMM CTS problem with OCV is considered, which is
introduced in Chapter 1. The main difference compared with the earlier chapters is
that the device (or gate) library is extended to include OR-gates and demultiplexers.
Moreover, a mode control signal is available that indicated the mode that the clock
network is operating in. The problem is evaluated using the MCMM Monte Carol




UST/DME Useful skew tree/deferred merge embedding
SCG Skew constraint graph
cSCG Compressed skew constraint graph
FSR Feasible skew range
FMR Feasible merging range
CFMR Common feasible merging range
NNG Nearest neighbor graph
6.2.3 The Greedy-UST/DME algorithm
A list with the abbreviations that are used in this chapter are given in Table 6.1.
The Greedy-UST/DME algorithm that was introduced in Chapter 1 and to Chapter 3
was developed for SCSM designs, to satisfy skew constraints stored in one SCG. For
MCMM designs, when a skew is committed between two subtrees in one scenario, the
skews in the other |S| − 1 scenarios are implicitly committed. This implies that with
|V | − 1 skew commitments, the constraints in |S| different SCGs are required to be
satisfied. This is challenging because there are |S| SCGs with skew constraints that
are required to be satisfied, compared with just one SCG for an SCSM design. At
the same time, the number of skew commitments, or decision variables, are |V | − 1,
i.e., the same as in SCSM.
6.3 Scenario compatibility
In this section, the construction of a clock tree for a design with multiple scenarios
using an MCMM generalization of the Greedy-UST/DME algorithm is investigated.
In Figure 6.2(a), three subtrees that are active in two scenarios are shown. In Fig-
ure 6.2(b), the SCGs of scenario 1 and scenario 2 are illustrated, respectively. Next,
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consider joining the three subtrees to a single clock tree by joining the subtrees ‘A’
and ‘B’ into a subtree ‘AB’, and then joining the resulting subtree ‘AB’ with the
subtree ‘C’. Let skewkij be the skew between sink i and sink j in scenario k and let
skewij be a set of all the skews between sinks i and j in the different scenarios. In the
SCGs, this corresponds to specifying a clock schedule by first committing the skews
skewAB and then committing the skews skewBC . (The skews skewAC are implied by
the skews skewAB and the skews skewBC .)
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Fig. 6.2. (a) Three subtrees active in two scenarios. (b) The two SCGs.
(c) The subtrees ‘A’ and ‘B’ are scenario compatible since the FMR1AB
and FMR1AB intersect and a non-empty CFMR exists. (d) The updated
SCGs after skew commitments skew1AB = 4 and skew
2
AB = 8. (e) The
two remaining subtrees are scenario incompatible since the FMRs do not
intersect and an empty CFMR exists. (f) A non-empty CFMR is created
by reducing safety margins from the skew constraints.
To join the subtrees ‘A’ and ‘B’, the FSRs with respect to both scenario 1 and sce-
nario 2, denoted FSR1AB and FSR
2
AB, respectively, are required to be computed. Based
on the SCGs in Figure 6.2(b), it is found that FSR1ij = [−3, 4] and FSR2ij = [−12, 10].
Next, the two FSRs are converted into two FMRs as illustrated in Figure 6.2(c). A
common intersection of all FMRs is called a common feasible merging range (CFMR).
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If a non-empty CFMR exists, it is possible to merge the two subtrees while satisfy-
ing all the skew constraints and the subtree-pair is called scenario compatible. If an
empty CFMR exists, it is not possible to merge the subtrees while satisfying all the
skew constraints and the subtree pair is called scenario incompatible. In the example,
we find that the subtree-pair ‘A’ and ‘B’ are scenario compatible.
Next, a merging location between the subtrees ‘A’ and ‘B’ within the CFMR is
selected. By selecting the merging location within the CFMR, it is ensured that both
the skews skew1AB and skew
2





In the example, a merging location within the CFMR is selected such that the skew
skew1AB = 4 ∈ FSR1AB. The selected merging location results in a skew commitment
of skew2AB = 8. (Let e
k
AB be an edge from vertex A to vertex B in the SCG of scenario
k and let wkAB be the weight of the edge e
k
AB.) The two skew commitments require the











to −4 and 4, respectively; w2AB and w2BA are updated to −8 and 8, respectively; The
SCGs with the updated edge weights are shown in Figure 6.2(d).
Next, the subtree ‘AB’ is merged with the subtree ‘C’. This requires the FSR1BC




AC can be used, but
only one representative sink for each tree is required, see [6] for details.) From Fig-
ure 6.2(d), it can be observed that FSR1BC = [−6, − 6] and FSR2BC = [−2, 2].
Unfortunately, when these two FSRs are converted into two FMRs, the CFMR is
empty, which is illustrated in Figure 6.2(e). Consequently, the two subtrees cannot
be merged in a way such that the skew constraints are satisfied and the subtree-pair
is classified to be scenario incompatible.
Scenario incompatibility, occurs when the FMRs of two (or more) scenarios are
non-intersecting. Scenario incompatibility can stem from corner incompatibility or
mode incompatibility. In the case of two scenarios, if the corresponding scenarios
of the non-intersecting FMRs share the same mode, the scenarios (and subtrees)
are classified as corner incompatible. Otherwise, the scenarios (and subtrees) are
classified as mode incompatible. In the case of multiple scenarios, two subtrees are
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classified to be scenario compatible, mode incompatible, or corner incompatible using
Algorithm 5.
Algorithm 5 Compatibility of two subtrees Tu and Tw
Input: Two subtrees Tu and Tw
Output: The compatibility of the two subtrees
1: for s ∈ scenarios do
2: Find the FSRsuw between Tu and Tw
3: Find the FMRsuw based on FSR
s
uw and Tu and Tw
4: if ∩s∈SFMRsuw 6= ∅ then
5: return: Compatible scenarios
6: for i, j ∈ scenarios do
7: if FMRiuw∩FMR
j
uw == ∅ and mode(i) 6= mode(j) then
8: return: Incompatible modes
9: return: Incompatible corners
6.3.1 Reduction of safety margins
One direct method of merging the scenario incompatible subtrees in Figure 6.2(e)
is to reduce safety margins from the skew constraints, which is illustrated in Fig-
ure 6.2(f). This technique of merging scenario incompatible subtrees is referred to as
reduction of safety margins.
To merge the subtrees ‘AB’ and ‘C’ in Figure 6.2(e), the respective FMRs of the
two scenarios must be expanded such that a non-empty CFMR is created, which is
illustrated in Figure 6.2(f). To expand an FMR, the corresponding FSR’s lower (or
upper) bound must be expanded. According to the definition of an FSR, the bounds
of an FSR are equal to the lengths of the shortest paths between two vertices in
an SCG. Therefore, to enable an FMR to be expanded, certain edge weights in the
SCGs must be incremented such that the lengths of the shortest paths are elongated.
Recall that a safety margin Muser was initially inserted in each skew constraint by
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decrementing each edge weight with Muser. Therefore, incrementing the weight of an
edge in an SCG is equivalent to reducing safety margin. Thus, it is possible to merge
scenario incompatible subtrees by reducing safety margins.
The reason why reducing the safety margins in certain skew constraints may be an
acceptable solution is that the required safety margin in a skew constraint is dependent
on the distance of the corresponding sequential elements from their youngest common
ancestor in the clock network topology [55], i.e., the full uniform safety margin Muser
is not required in every skew constraint. Nevertheless, if too much safety margin is
reduced from the skew constraints the robustness of the clock network may degrade.
We propose to create a non-empty CFMR while attempting to minimize the max-
imum reduction of safety margin from a single skew constraint. This is performed
by minimizing the maximum expansion of a single FSR. Interestingly, the merging
location X (see Figure 6.2(f)) that minimizes the maximum expansion of an FSR can
be found by examining |S|·(|S|−1)
2
line intersections; this is further explained in Sec-
tion 6.4.2. Nevertheless, any reduction of safety margins may result in a degradation
of a clock network’s robustness.
6.3.2 Mode separation
The main idea of mode separation is to resolve incompatibility in Figure 6.2(e)
while preserving the safety margins in the skew constraints. The separation is based
on inserting an OR-gate at the root of the two subtrees, which is illustrated in Fig-
ure 6.3(a). The OR-gates separate the scenarios by assigning clock signals of scenario
1 and scenario 2 to separate input pins. Next, the FSRs are computed with respect
to the separated scenarios, i.e., FSR1BC = [−6, − 6] and FSR2BC = [−2, 2] (see
Figure 6.2(d)), and the FMRs of the separated scenarios are formed, as shown in
Figure 6.3(a). Next, the merging locations in the separated scenarios are selected in-
dependently, within the respective FMRs, which is illustrated in Figure 6.3(b). The
selection of the merging locations results in the skew commitments of skew1BC = −6
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Fig. 6.3. (a) By inserting two OR-gates, the two scenarios (with different
modes) are separated such that the merging locations and the skews are
different for the separate scenarios. (b) The top part of the clock network
is reconfigured based on the active mode using a demultiplexer. (c) The
updated SCGs of the two scenarios.
and skew2BC = 1. This requires the two SCGs to be updated with new edge weights
edges as shown in Figure 6.3(c). Note that these skew commitments result in a feasible
clock schedule in both SCGs.
Next, a complete clock tree is constructed for each of the separated scenarios.
Finally, the two clock trees are connected to an one-input two-output demultiplexer.
The demultiplexer is used to reconfigure the top part of the MRCT based on the
mode of the active scenario, which is illustrated in Figure 6.3(b).
In general, an OR-gate is inserted at the root of two mode-incompatible subtrees
to separate the mode-incompatible scenarios. For each subtree rooted with an OR-
gate with n inputs, it corresponds to n mode-separated subtrees, each accounting for
a group of compatible scenarios, i.e., multiple compatible scenarios can be assigned
to the same input pin of an OR-gate. In Section 6.4.4, a mode group assignment
problem is solved to perform the assignment of scenarios to the input pins of multiple
OR-gates at the same time. Each of these n mode-separated subtrees can then be
merged with other subtrees which are active in the same group of modes.
Mode separation can be generalized to scenario separation. However, scenario
separation requires a scenario control signal (which is actually a group of signals
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for both mode control and corner control). While a mode control signal is typically
available, it may be challenging and costly to generate an equivalent corner control
signal. Special circuits would be required to detect the active corner [56]. Therefore,
for efficiency, it is better to only use mode separation to handle incompatible modes.
6.3.3 Scenario compression
An alternative to mode separation is scenario compression. We propose to com-
press multiple scenarios into a single compressed scenario. The motivation for com-
pressing scenarios is to be able to consider the skew constraints in multiple scenarios
simultaneously, i.e., to avoid making commitments that result in the creation of empty
CFMRs, as in Figure 6.2(e).
The compression is based on finding a set of dominating skew constraints using
delay linearization. By satisfying the dominating skew constraints, it is ensured
that every skew constraint in the compressed scenarios are satisfied. Practically,
the compression is performed by compressing the SCGs of different scenarios into
a compressed skew constraint graph (cSCG). (In similar to how SGs of different
scenarios were reduced into a rSG in Chapter 5.)
To perform scenario compression, the timing and the constraints in the different
scenarios are required to be related. Let tpi and t
k
i be the arrival time of the clock
signal to FFi in scenario p and scenario k, respectively. In this chapter, we assume
that tpi can be bounded using t
k
i as follows:
cpk · (1− elin) · tki ≤ t
p
i ≤ cpk · (1 + elin) · tki , (6.1)
where, cpk is the delay linearization constant between scenario p and scenario k; elin
is a constant introduced to account for the error in the linear assumption. It is well
known that the delays across different scenarios are not perfectly linearly dependent,
which is one of the main challenges of MCMM and the motivation for introducing
the error term.
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To perform clock tree optimization, different linearization approximations have
been made to correlate the timing in different scenarios [20,21,52] (and our proposed
CTO approach in Chapter 5). In [20, 21, 52] and in Chapter 5, it was assumed that
the delay changes obtained across different scenarios resulting from modifications of
a clock tree were linearly dependent. This approximation requires that a constructed
clock tree is available. In this chapter, the propagation delays across different sce-
narios are approximated to be linearly dependent and an error term is introduced to
account for the error in the approximation. This approximation is performed prior
to the construction of a clock network.
The linear approximation was performed to be able to ensure that the skew con-




ij, for all sinks i and j in the clock
network, are satisfied by imposing the approximated skew constraints in scenario k.
Using Eq (6.1), the skews in scenario p can be bounded by the skews in scenario k as
follows:
cpk · skewkij − cpk · elin · (tki + tkj ) ≤ skew
p
ij ≤ cpk · skewkij + cpk · elin · (tki + tkj ). (6.2)




ij, can be reformulated as follows:
lpij
cpk
+ elin · (tki + tkj ) ≤ skewkij ≤
upij
cpk
− elin · (tki + tkj ). (6.3)
Let Lk be the maximum latency, i.e., maximum source to sink delay, in scenario k,
which implies that tki ≤ Lk and tkj ≤ Lk. Now we introduce Mklin = cpk · elin · 2Lk ≥
cpk · elin · (tki + tkj ) to reformulate Eq. (6.3) as follows:
lpij
cpk




Next, the scenario compression can be performed. Clearly, using Eq. (6.4), the two






ij can be compressed into a single









A direct implication of Eq. (6.5), is that the separate SCGs of different scenarios can
be compressed into a single cSCG. First, a scenario is selected as a reference for the
compression. Next, all edges between the same pair of vertices in different SCGs are





where wcij is the compressed edge weight; w
k
ij is the weight in the reference scenario;
and wpij is the edge weight in the scenario that is being compressed that is not the
reference scenario. In Figure 6.4, the SCGs of scenario 1 and scenario 2 are compressed
to a single cSCG with scenario 1 as the reference scenario and Mklin = 0 and c
21 = 2.
For example, the edges e1AB and e
2
AB with weights of 10 and 12, respectively, are
compressed into an edge with a weight of min{10, 12
2
} = 6.
One advantage of the proposed compression is that the scenarios that have been
compressed do not have to be considered further explicitly in the synthesis, which
may translate into shorter run-times.
Moreover, if all SCGs of an MCMM design are compressed into a single equiv-
alent cSCG, certain graph algorithms developed for SCSM can directly be applied
to MCMM; for example, the Greedy-UST/DME algorithm. Interestingly, in Fig-
ure 6.4(c), it can be observed that the FSRAB = [−3, −1]. This can possibly explain
why committing the skew, skew1AB = 4, when merging the subtrees ‘A’ and ‘B’ in Fig-
ure 6.2, resulted in an empty CFMR when the subtrees ‘AB’ and ‘C’ are considered
for merging.
Initially, the SCGs of the different scenarios do not contain any negative cycles.
However, when a group of scenarios are compressed, negative cycles may be created
in the cSCG. A feasible clock schedule is recovered by removing safety margins from
the skew constraints corresponding to the edges of the negative cycle. (Recall that
removing safety margin corresponds to increasing edge weights.) The details of the
removal of the negative cycles are provided in Section 6.4.3.
Furthermore, the linearization margin Mklin in scenario k is dependent on the
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Fig. 6.4. Compression of two SCGs to a single cSCG.
in scenario k can be related with the maximum latency and Lp in scenario p using
Lk = cpk · Lp, only the maximum latency in one scenario is required to be estimated
to obtain the linearization margins in all scenarios, limiting the input parameter from
the user to one single latency estimate.
6.3.4 Reduction of safety margins vs. Mode separation vs. Scenario
compression
We have proposed to handle incompatible scenarios using reduction of safety mar-
gins, mode separation, and scenario compression. Scenario incompatibility can further
be classified as mode incompatibility or corner incompatibility. In Table 6.2, we have
summarized the techniques for handling the two types of incompatibility.
Table 6.2
Techniques available for different types of compatibility.
Incompatibility Reduction of safety Mode Scenario
margins separation compression
Corner Yes Maybe1 Yes
Mode Yes Yes Yes
1A corner control signal is required if we want to use scenario separation to handle corner incompatibility.
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The method of reduction of safety margins can be used to handle both incompat-
ible modes or incompatible corners. The drawback of the method is that significant
amounts of safety margins may have to be reduced from certain skew constraints
during the construction of an MRCT (or tree).
Mode separation is fundamentally different from scenario compression and reduc-
tion of safety margins because the method ensures that the safety margins in the skew
constraints are preserved. However, mode separation may only be used to separate
incompatible modes since it is costly to generate a corner control signal. Further-
more, mode separation may potentially result in an increased utilization of routing
and buffer resources, as a reconfigurable clock tree consists of multiple clock trees
that share the bottom part of the different clock trees.
Scenario compression can handle both incompatible corners and incompatible
modes. If the compression of a group of scenarios results in the creation of nega-
tive cycles, safety margins are required to be reduced until the negative cycles are
removed and a feasible clock schedule is recovered. In contrast to reducing safety
margins during the construction process, the required reduction of safety margins is
performed prior to the construction of an MRCT (or tree). We speculate that re-
ducing safety margins prior to the construction process may result in a more even
distribution of the safety margin reductions among the skew constraints, which may
translate into better overall performance.
The drawback of scenario compression compared with the other two optimization
techniques is that the linearization approximation in Eq. (6.1) requires linearization
margins Mlin to be inserted in certain skew constraints to account for the linearization
error (see Eq. (6.5)). The constant elin directly influences the amount of linearization
margin Mlin that is required to be provided. If elin is larger, scenario compression
will be less attractive compared with the methods of mode separation and reduction
of safety margins. On the other hand, the advantage of scenario compression is that
fewer scenarios are required to be considered in the synthesis process, which may
translate into shorter run-times.
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6.4 Methodology
The clock trees and the reconfigurable clock trees proposed in this chapter are
constructed using an MCMM generalization of the UST/DME algorithm [6]. The
tree construction in our generalization is based on iteratively merging two subtrees
together to form a larger subtree. When we merge a pair of subtrees, we find the
FSR and the FMR for each of the scenarios. The FMRs are used to determine the
compatibility of the two subtrees as in Algorithm 5. In the case that each pair of
subtrees that are merged are scenario compatible, our direct MCMM generalization
of the UST/DME algorithm would be capable of constructing a clock tree meeting
the skew constraints of an MCMM design. However, we observe that incompatible
scenarios are encountered in all circuits in our experiments, necessitating the use of
the proposed techniques of reduction of safety margins, mode separation, and scenario
compression.
In Table 6.3, a ‘XY-TYPE’ notation is used to name the different structures
obtained by handling occurrences of incompatible modes and incompatible corners
using the different combinations of the techniques of reduction of safety margins
(R), scenario compression (S), and mode separation (M). The ‘X’ and ‘Y’ prefixes,
with X, Y ∈ {R, S,M} denote the techniques that are used to handle occurrences
of incompatible corners and incompatible modes, respectively. The TYPE is UST or
MRCT depending on whether the structure is a useful skew clock tree (UST) or a
mode reconfigurable clock tree (MRCT). In Figure 6.5, the flows for constructing the
different structures proposed in this chapter are shown.
The RR-UST structure is a tree structure that is constructed by handling occur-
rences of incompatible corners and modes using reduction of safety margins. The
SS-UST structure is obtained by compressing the SCGs of all scenarios into a single
cSCG, effectively converting the MCMM problem to an SCSM problem. Next, a clock
tree is constructed directly using the UST/DME algorithm [6] since the scenario com-
pression avoids occurrences of both corner and mode incompatibility. The SM-MRCT
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Table 6.3
Structures based on different techniques of handling incompatible modes
and incompatible corners. ‘*’ indicates that the use of a corner control
signal is required. ‘N.A.’ indicates that a structure is not of interest.
Incompatibility Incompatible corners
Method Reduction of safety Mode Scenario
margins separation compression
Incompatible Reduction of safety margins RR-UST N.A. N.A.
modes Mode separation RM-MRCT MM-MRCT* SM-MRCT
Scenario compression N.A. N.A. SS-UST
structure is a mode reconfigurable clock tree that is constructed by compressing the
SCGs of the scenarios that share the same mode, effectively converting the MCMM
problem to an SCMM problem. Next, occurrences of mode incompatibility is handled
using mode separation. The RM-MRCT structure is a mode reconfigurable clock tree
that is constructed by handling incompatible corners using reduction of safety mar-
gins and incompatible modes using mode separation. The MM-MRCT structure is
a reconfigurable clock tree structure that is constructed by handling occurrences of
incompatible corners and modes using mode separation.
Tree construction
incompatible corners or modes 





|S| SCGs to 1 cSCG







reduction of safety margins
incompatible modes
mode separation  
Reconfigurable 
tree construction
incompatible corners or modes
scenario separation
RM-MRCT MM-MRCT
|S| SCGs to |M| cSCGs
Fig. 6.5. Flow for the construction of an RR-UST structure, an SS-UST
structure, an SM-MRCT structure, an MRCT structure, and an MM-
MRCT structure.
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6.4.1 MCMM generalization of the UST/DME algorithm
Now we give the details of our MCMM generalization of the UST/DME tree con-
struction algorithm. The generalization is based on the classical bottom-up synthesis
process that is based on constructing one stage at a time [15,16]. Each stage consists
of a subtree driven by a buffer. The construction of a stage consists of “merging”
subtrees in a nearest neighbor graph (NNG) and “buffer insertion” to meet a transi-
tion time constraint. These two steps are repeated until all subtrees have been joined
to a single clock tree.
Initially, all sinks (singleton subtrees) are placed in the same NNG. Here, we as-
sume that all sinks are active in all scenarios. Consider a design with three scenarios
1, 2, and 3, all subtrees would be placed in an NNG labeled ‘123’. (Here, we deal
with only one NNG. In the case of SM-MRCT, RM-MRCT, and MM-MRCT, multi-
ple NNGs are created and subtrees may be placed in different NNGs, the details are
in Section 6.4.4.) Moreover, an SCG is created and maintained throughout the syn-
thesis process for each of the three scenarios. Next, the merging and buffer insertion
performed as follows:
Merging: In an NNG G = (V̄ , Ē), each subtree is represented with a vertex and
the edges represent the wiring cost of merging the two corresponding subtrees that
the edge is attached to. The merging is performed by iteratively finding the |V̄ |
ppick
least cost non-overlapping edges and merging the corresponding subtrees [12]. In our
implementation ppick is set to 4 based on a run-time performance trade-off.
When two subtrees are merged in NNG ‘123’, it requires an FSR and an FMR to
be computed for each of the scenarios 1, 2, and 3, with respect to the correspond-
ing SCGs. If the two subtrees are scenario compatible, the newly formed subtree
is inserted into the same NNG, replacing the two merged subtrees, if it meets the
transition time constraint. If the newly formed subtree does not meet the transition
time constraint, the two subtrees creating the newly formed subtree are unmerged
and locked in the corresponding NNG from further merging. Such subtrees are called
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transition time locked subtrees. (We explain how subtrees that are incompatible are
handled in Section 6.4.2, Section 6.4.3, and Section 6.4.4.)
Buffer insertion: After all subtrees have been locked from further merging, an
buffer is attached at the root of each subtree to drive the respective subtree [15, 16].
Next, the smallest buffer (in a buffer library) that can drive a subtree while meeting
the transition time constraint is inserted as a driver for each respective subtree. After
buffer insertion, another round of merging and buffer insertion is performed until all
subtrees have been joined to a clock tree.
Next, we present the details of how the occurrences of incompatibility are handled
using the proposed techniques of reduction of safety margins in Section 6.4.2, scenario
compression in Section 6.4.3, and mode separation in Section 6.4.4.
6.4.2 Reduction of safety margins
When merging subtrees in an NNG, a pair of subtrees can be determined to be
scenario incompatible. Two incompatible subtrees can be merged by reducing the
safety margins in the skew constraints. (In the construction of an RR-UST, for
example, both corner and mode incompatibility are resolved using reduction of safety
margins.) The reduction is performed while attempting to minimize the maximum
reduction of safety margin in a single skew constraint. In particular, the reduction
is performed such that the maximum expansion of an FSR in minimized. After two
scenario-incompatible subtrees have been merged by reducing the safety margins, the
resulting subtree is reinserted into the same NNG.
Consider two incompatible subtrees ‘A’ and ‘B’ that are located at a (Manhattan)
distance L apart from each other. Next, consider merging the subtrees at a distance
of Lx and L(1 − x) from subtree ‘A’ and subtree ‘B’, respectively, with 0 ≤ x ≤ 1.
Moreover, let tA and tB be the propagation delays from the root of the two subtrees to
the representative sequential element of the respective subtree; let CA and CB be the
load capacitance of the two subtrees, respectively; let c and r be the unit length wire
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capacitance and resistance, respectively. In [13], it was shown that under the Elmore
delay model, the skew between two subtrees is linearly dependent on the distance
between the two subtrees as follows:
skewAB = D + Ex, (6.7)
where, D = tA − tB − r · L · CB − r·c·L
2
2
and E = r · L · CA + r · L · CB − r · c · L2.
The constants D and E are scenario dependent if and only if any of the technology
parameters above are scenario dependent.
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Fig. 6.6. An expansion of an FMR requires an expansion of the corre-
sponding FSRs. The expansion of the FMRs and the FSRs are related
with a linear dependency.
Next, consider the two non-intersecting FMRs in Figure 6.6. To create an non-
empty CFMR, the two FMRs are required to be extended, which requires an ex-
pansion of the corresponding FSRs. The implication of Eq. (6.7) is that the required
expansion of an FSR is linearly dependent on the expansion of an FMR, as illustrated
in Figure 6.6. Consequently, in the case of two scenarios, the merging location X that
minimizes the maximum expansion of an FSR can be determined by finding the in-
tersection of the two lines, which is shown in Figure 6.6. Both the lines in the figure
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illustrate the expansions of an FSRs as a function of the expansion of the correspond-
ing FMR. (The slope of the lines correlate with E in Eq. (6.7), which may be scenario
dependent.) In the case of |S| scenarios with multiple non-intersecting FMRs, the
merging location X that minimizes the maximum expansion of an FSR is found by
exhaustively examining the |S|·(|S|−1)
2
line intersections. (This can be optimized fur-
ther only considering Pareto optimal lines. However, the exhaustive approach is used
in our implementation since the largest |S| is 9 in our experiments.)
Given a merging location X, the reductions of safety margin in the skew con-
straints are obtained as follows: First, the required expansions of the FMRs to the
merging location X are computed. In Figure 6.6, this corresponds to expanding the
FMR1AB to the right and FMR
2
AB to the left. These expansions of the FMRs are
translated into an expansion of the upper bound of the FSR1AB and an expansion of
the lower bound of the FSR2AB. Consequently, the length of the shortest path dAB in
the SCG of scenario 1, and the length of the shortest path dBA in the SCG of scenario
2, are required to be elongated.
The elongation of an shortest path from vertex i to vertex j in an SCGs is per-
formed as follows: The shortest path from vertex i to vertex j in an SCG is found
using a Dijkstra like algorithm [27]. Let the edges of the determined path be Epath,
the length of path be dij, and the target length of the path be Lij, i.e., the current




, where |Epath| is the number of edges in Epath. How-
ever, after the edge weights of the edges in Epath have been incremented, a new path
may have become the shortest path from vertex i to vertex j in the SCG. Therefore,
the elongation of a shortest path is an iterative process that continues until dij is
elongated by the required amount.
In the worst-case, the shortest path consists of a single edge and safety margin
would only be removed from the corresponding skew constraint of that edge. More-
over, a reduction of safety margin of an amount larger than the available safety mar-
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gin is equivalent to introducing skew constraint violations (even without considering
OCV).
6.4.3 Scenario compression
Prior to the construction (merging) parts of the flows for the SS-UST structure
and the SM-MRCT structure, scenario compression is applied. The two methods of
performing scenario compression are summarized in Table 6.4.
Table 6.4
Scenario compression in the SS-UST structure and in the SM-MRCT
structure.
Structure Before scenario compression After scenario compression
(problem type) (num SCGs) (problem type) (num cSCGs)
SS-UST MCMM |S| SCSM 1
SM-MRCT MCMM |S| SCMM |M |
In the SS-UST structure, the SCGs of all the scenarios are compressed into a
single equivalent cSCG, transforming the MCMM problem into an SCSM problem.
Again, consider a design with three scenarios where all subtrees are placed in an
NNG ‘123’ and the skew constraints are captured in three different SCGs. In the
construction of an SS-UST, the three SCG are first compressed to a single cSCG,
Next, when subtrees are merged in the NNG, FSRs and FMRs are computed using the
cSCG. Consequently, subtrees constructed in the SS-UST flow cannot become scenario
incompatible because only one FMR is created when merging a pair of subtrees (there
is only a single cSCG).
However, when multiple SCGs are compressed into a single cSCG, negative cycles
may be created in the cSCG. To recover a feasible clock schedule in a cSCG, the
negative cycles must be removed. We remove the negative cycles as follows: First, it is
detected if any negative cycles exists in a cSCG using the Bellman-Ford algorithm [5].
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If any negative cycle exists, let one negative cycle consist of the set of edges Ecycle
and let the weight of the negative cycle be wcycle. Next, each of the edge weights
for the edges in the set Ecycle are increased with
−wcycle
|Ecycle|
, where |Ecycle| is the number
of edges in the set Ecycle. This process is iteratively repeated until all the formed
negative cycles in the cSCG are removed. After that an SS-UST is constructed
using the Greedy-UST/DME algorithm. Note that only one NNG is involved in the
construction process.
In the construction of an SM-MRCT structure, the SCGs of each of the scenarios
that share the same mode are compressed into an cSCG, i.e., transforming the MCMM
problem into an SCMM problem. (Note that one cSCG is created for every mode.)
This form of scenario compression results in that in the merging part of the construc-
tion flow, subtree-pairs are either mode incompatible or scenario compatible, but not
corner incompatible. (We describe how mode incompatible subtree-pairs are handled
in Section 6.4.4.) Again, if negative cycles exist in any of the cSCGs, they have to be
removed by reducing safety margins prior to clock network construction. Note that
multiple NNGs may be involved in the construction process (see Section 6.4.4).
6.4.4 Mode separation
The RM-MRCT structure, the SM-MRCT structure, and the MM-MRCT struc-
ture, require mode separation (or scenario separation). The structures are created
similar to the tree structures by constructing one stage at a time. Each stage consists
of constructing a subtree driven by a buffer or an OR-gate. The main steps of the
construction for a stage of an MRCT structure are:
1. Merging of subtrees in nearest neighbor graphs (NNGs) until all subtrees are
locked from merging
2. Buffer insertion to meet a transition time constraint
3. Mode group assignment and insertion of OR-gates for mode-separated subtrees
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These steps are repeated until there is a single clock tree for each group of com-
patible modes. A flow for the construction is illustrated in Figure 6.7. The main
difference between the tree construction and the reconfigurable tree construction is
that certain subtrees may be active in only a subset of the modes, which is a result
of the mode separation. Since an NNG contains only subtrees that are active in the
same modes, different NNGs are required to be created for each subset of modes.
Each stage is constructed by placing all the subtrees that are active in the same
group of modes in the same NNG. Here, we assume that all the sinks (singleton
subtrees) are active in all the modes and they are therefore placed in a single NNG
initially. In Figure 6.7, we consider three modes 1, 2, and 3. This corresponds to
placing all the sinks in the NNG ‘123’ and all the other NNGs labeled ‘12’, ‘13’, ‘23’,
‘1’, ‘2’, and ‘3’ are empty.
Next, subtrees are merged in the NNGs. If two subtrees are merged in NNG ‘123’,
FSRs and FMRs are computed for modes 1, 2, and 3. Similarly, if two subtrees are
merged in NNG ‘12’, FSRs and FMRs are only computed for modes 1 and 2.
Recall that subtrees that are scenario compatible and satisfy the transition time
constraint are merged and reinserted into the same NNG. If the transition time con-
straint is not satisfied, the two subtrees are locked from merging and called transition
time locked subtrees. If the two subtrees are mode incompatible, we also lock them
from further merging and they are called mode incompatible locked subtrees. These
mode incompatible locked subtrees stay in their respective NNGs. The merging pro-
cess continues until all subtrees are locked. In an RM-MRCT structure, corner in-
compatible subtrees are handled using reduction of safety margins as described in
Section 6.4.2. In an SM-MRCT structure, occurrences of corner incompatible sub-
trees are avoided using scenario compression prior to the construction process. In
other words, there are no occurrences of corner incompatibility in the construction
process.
After all subtrees are locked, a buffer is inserted at the root of each transition


























Fig. 6.7. Flow for construction of a reconfigurable clock tree.
inserted at the root of the subtree. Each insertion of an n-input OR-gate is effectively
a separation of the modes associated with that subtree into n groups of compatible
modes, resulting in n mode separated subtrees. These subtrees have to be inserted
into their corresponding NNGs. For example, a mode incompatible locked subtree
in NNG ‘123’ in Figure 6.7 can be separated into two mode-separated subtrees, one
active in modes 1 and 2, and the other one in mode 3. The locked subtree is removed
from NNG ‘123’, and the two mode-separated subtrees are inserted into NNG ‘12’
and NNG ‘3’. We now detail how n is determined, and how groups of compatible
modes are identified. We refer to this as the mode group assignment problem.
Mode group assignment
The problem of mode group assignment is to determine the number of input pins
of each OR-gate and assign groups of compatible modes to each of respective input
pins. The input to the mode group assignment problem is all the mode incompatible
locked subtrees from all NNGs. An OR-gate will be inserted to drive each of these
subtrees. The buffered subtrees, which were transition time locked, are also required
as an input to the mode group assignment problem. However, these subtrees are not
modified; the purpose of their inclusion is to bias the assignment of the modes.
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Each of the active modes of a subtree is assigned to one and only one input pin
of the OR-gate driving the subtree. However, a group of compatible modes may be
assigned to the same input pin. A group of modes is compatible if the CFMR of the
group is non-empty.
A straightforward way of assigning modes to the input pins is to create one input
pin for each mode. We call this method maximum mode separation. However, it may
be advantageous to assign many compatible modes to the same input pin because it
reduces the number of input pins, the size of the OR-gate, and the number of mode-
separated subtrees created. Hence, our objectives in mode group assignment are to (i)
minimize the number of input pins assigned to each OR-gate, (b) assign similar groups
of compatible modes together at the input pins of different OR-gates, (c) assign groups
of compatible modes that are common to those in buffered subtrees. We propose a
greedy approach to meet these objectives based on the iterative application of the
following three steps:
Candidate enumeration: A list CL, containing groups of compatible modes,
is created. Each mode-incompatible locked subtree Tu has an associated set of active
modes. In the earlier step of merging it (with another subtree Tw) and determining
that it has to be locked because of mode incompatibility, we also identify the groups
of compatible modes (based on non-empty CFMRs) with respect to both subtrees.
We now refer to these groups of compatible modes as the groups of compatible modes
of Tu and Tw. The groups of compatible modes of the first (second) pair of subtrees
in Figure 6.8(a) are {1, 2} and {2, 3} ({1, 2} and {1, 3}). These groups are shown as
ovals in the figure. These groups of compatible modes, as well as their subsets, are
added to the list CL. In other words, CL would also contain {1}, {2}, and {3}.
Candidate scoring: Each candidate c ∈ CL is scored as follows:
score(c) = (nc,mode + nc,tran)× |c|,
where nc,mode is the number of mode incompatible locked subtrees that has c as a
group of compatible modes; nc,tran is the number of transition time locked subtrees
that have the same group of modes c; and |c| is the cardinality of the group of
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1 2 3 1 2 3 1
Mode incompatible locked subtrees                       Transition time locked subtrees
31 2CL      Score
1      (4+1)*1 = 5
2      (4+0)*1 = 4
3      (4+0)*1 = 4
12    (4+0)*2 = 8
13    (2+0)*2 = 4
23    (2+1)*2 = 6
(a) Input to MGA problem
(b) Enumeration and scoring                (c) Output from MGA problem
2 1 3 2 3
1 2 3 12 3
123 123 23 1
123 123 23 1
123
Fig. 6.8. An illustration of mode group assignment.
compatible modes c. In a sense, nc,mode and nc,tran bias the assignment of compatible
modes to the input pins of the OR-gates based on the compatible groups of modes
among the mode incompatible locked subtrees and the transition time locked subtrees.
|c| weights the occurrences of c to encourage the grouping of multiple modes at the
same input pin.
In Figure 6.8(b), the score for c = {1} is the sum of nc,mode = 4 and nc,tran = 1
(since |c| is 1) and the score for c = {2, 3} is 6 since nc,mode = 2, nc,tran = 1, and |c|
= 2.
Assignment of mode group to input pin and updating CL: Let cbest be the
mode group with the best score in CL. Assign an input pin with the modes in cbest
to all mode-incompatible locked subtrees where cbest is a group of compatible modes.
cbest is {1, 2} in Figure 6.8(b).
This three-step process is repeated for all the unassigned modes of the mode-
incompatible locked subtrees until all the modes of the respective subtrees have been
assigned to an input pin. In the example in Figure 6.8, after we have assigned
cbest = {1, 2}, the only mode left is {3}, which is assigned in the next iteration.
Figure 6.8(c) shows the final mode group assignment.
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6.5 Experimental results
The proposed algorithms in this chapter are implemented in C++ and the exper-
imental results are performed on the machine specified in Chapter 2.
The algorithms are validated using the MCMM experimental setup that was in-
troduced in Chapter 5. Since we have not developed a CTO framework for the
reconfigurable clock trees proposed in this chapter, all the constructed structures are
evaluated after CTS in terms of yield. Results are presented on the five synthesized
MCMM benchmark circuits that are shown in Table 6.5. Three of the circuits were
earlier introduced in Chapter 5.
Table 6.5
Synthesized MCMM benchmark circuits.
Name Scenarios Corners Modes Sinks Skew constraints
(num) (num) (num) (num) (num)
mcmm fpu 9 3 7 715 213225
mcmm pci bridge32 9 3 7 3582 1113894
mcmm ecg 9 3 7 7674 798082
mcmm des3 9 3 7 8808 154368
mcmm aes 9 3 7 13216 637936
6.5.1 Comparisons of various tree structures
In Table 6.7, we compare the performance of the tree structures proposed in
Table 6.3, i.e., RR-UST structure and SS-UST structure (two versions), and one
additional tree structure called SCSM-UST structure.
The SCSM-UST structure is a useful skew tree that is obtained by applying our
implementation of the UST/DME algorithm to one of the scenarios of an MCMM
design. The other structures are constructed using our MCMM generalization of
the UST/DME algorithm and by handling occurrences of incompatible corners and
incompatible modes as shown in Table 6.3. We construct two versions of the SS-
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UST, namely SS-UST-0 and SS-UST-4. An SS-UST-0 structure is obtained when an
SS-UST is constructed with elin = 0 and an SS-UST-4 structure is obtained when
an SS-UST structure is constructed with elin = 0.04. The latency estimates used to
perform the scenario compression are 350 ps, 350 ps, 350 ps, 600 ps and 500 ps, for the
circuits mcmm fpu, mcmm pci bridge32, mcmm ecg, mcmm des3, and mcmm aes,
respectively. (For simplicity, the latency estimates are obtained by examining the
latencies of the SS-UST-0s and adding some additional latency as margin to obtain
an over-estimate.)
Table 6.6
Utilization of safety margin reduction to handle occurrences of incompat-
ible subtrees and negative cycles.
Circuit Structure Number of incompatible num negative
subtree pairs handled using cycles
reduction of safety margins
mcmm fpu RR-UST 1 -
SS-UST-0 - 0
SS-UST-4 - 0
mcmm pci bridge32 RR-UST 3 -
SS-UST-0 - 0
SS-UST-4 - 0
mcmm ecg RR-UST 1 -
SS-UST-0 - 0
SS-UST-4 - 0
mcmm des3 RR-UST 67 -
SS-UST-0 - 0
SS-UST-4 - 16





Performance evaluation of various tree structures.
Circuit Structure Yield 95%-Slack TNS Avg. Switching Cap Layout Cap Run-time
(%) (ps) (ns) (pF) (pF) (min)
mcmm fpu SCSM-UST 40.20 -141.0 -656.3 3.12 3.12 2
RR-UST 67.60 -19.4 -12.3 3.78 3.78 8
SS-UST-0 97.91 2.3 -0.1 3.89 3.89 2
SS-UST-4 100.00 30.5 0.0 4.09 4.09 3
mcmm pci bridge32 SCSM-UST 78.36 -59.7 -2877.0 7.91 7.91 7
RR-UST 79.91 -10.5 -7.8 9.64 9.64 25
SS-UST-0 98.71 13.4 -0.3 10.67 10.67 7
SS-UST-4 99.64 24.2 0.0 14.50 14.50 32
mcmm ecg SCSM-UST 66.20 -19.0 -192.6 16.21 16.21 14
RR-UST 94.00 -0.6 -11.8 17.27 17.27 53
SS-UST-0 98.84 3.2 -0.8 17.19 17.19 12
SS-UST-4 100.00 9.1 0.0 20.07 20.07 14
mcmm des3 SCSM-UST 3.50 -324.6 -4931.5 73.14 73.14 53
RR-UST 40.58 -102.6 -1654.9 70.17 70.17 217
SS-UST-0 86.53 -6.6 -10.3 88.41 88.41 49
SS-UST-4 95.24 16.9 -8.8 172.55 172.55 352
mcmm aes SCSM-UST 63.24 -23.7 -59.1 32.60 32.60 25
RR-UST 85.24 -2.1 -0.6 39.83 39.83 126
SS-UST-0 99.96 8.9 -0.002 41.57 41.57 35
SS-UST-4 100.00 12.1 0.0 92.38 92.38 57
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RR-UST vs. SCSM-UST: In Table 6.7, the SCSM-UST obtains the worst
results in terms of yield, 95%-slack and TNS because only a single scenario is con-
sidered in the synthesis of the tree structure. However, the capacitive cost is on the
average 13.5% cheaper as the construction is less constrained. The increase in capac-
itive cost of the RR-UST over SCSM-UST translates into significant improvements in
yield, 95%-slack, and TNS. We note that the SCSM-UST unexpectedly has a slightly
higher cost compared with the RR-UST on mcmm des3. Nevertheless, the yield of
RR-UST is not satisfactory because of the occurrences of incompatible subtree-pairs
that require reductions of safety margins. Indeed, a single occurrence of incompati-
bility on mcmm fpu (see Table 6.6) can result in a significant loss in safety margin
and yield. Table 6.6, shows the number of incompatible subtree-pairs that are merged
by reducing safety margins on the different circuits. On mcmm des3 an mcmm aes,
it can be observed 67 and 66 instances of scenario incompatible subtree-pairs are
encountered, respectively.
SS-UST vs. RR-UST: During the compression of scenarios, in the construction
of the SS-UST structures, we find that except for mcmm des3, no negative cycles are
created when the different SCGs are compressed to an single cSCG. Therefore, the
full safety margins are preserved in every skew constraints and it is not surprising
that the yield, 95%-slack, and TNS are better for the SS-UST-0 structures and the
SS-UST-4 structures compared with the RR-UST structures. For the SS-UST-4 of
mcmm des3, the timing performance is still better even though 16 negative cycles
are detected and removed. We believe that this is because the safety margins are
removed evenly from the skew constraints before the tree construction process.
The capacitive costs of both SS-UST structures are higher compared with the
RR-UST structures because respecting the skew constraints (by performing scenario
compression) results in a more constrained tree construction process. We believe that
the slightly lower capacitive cost of the SS-UST-0 structure, compared with RR-UST
structure, on mcmm ecg is due to minor fluctuations.
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SS-UST-4 vs. SS-UST-0: In Table 6.7 it can be observed that the yield, 95%-
slack, and TNS are better for the SS-UST-4 compared with the SS-UST-0 because
linearization errors are accounted for by inserting an linearization margin Mlin when
performing the scenario compression. On the other hand, the capacitive cost of the
SS-UST-4 structures are higher compared with the capacitive costs of the SS-UST-0
structures since the linearization margins constrain the construction process, which
translates into higher overall capacitive cost.
Now we further examine the linearization errors. In Figure 6.9(a), we evaluate
the linearization error at the sequential elements on the circuit mcmm fpu. It can
be observed that there are linearization errors in the range of 0 to 0.09. However,
from the experimental results in Table 6.7, it can be observed that the SS-UST-4
structure, i.e., setting elin = 0.04, results in clock trees with adequate yield. The
explanation to the zero yield loss is that the required linearization margin in Eq (6.5)
is an worst-case over-estimate of the required linearization margin. Moreover, the
uniform safety margin Muser that is inserted in the skew constraints to account for
variations, may end up being used to account for errors not accounted for by elin.
Consequently, it is difficult to determine an optimal value of elin for a technology
library. However, we have observed rather smooth trade-offs in-terms of average
switching capacitance and yield for different values of elin, which makes it a candidate
“knob” for the optimization process.
6.5.2 Comparison of various reconfigurable structures
In Table 6.8, the reconfigurable structures proposed in Table 6.3 are compared. We
also include the performance of an RR-UST structure because it is a good references
for comparison (the results reported for the RR-UST structure are the same results
that have been reported in Table 6.7).
The RM-MRCT, SM-MRCT, and MM-MRCT structures are constructed using
our MCMM generalization of the Greedy-UST/DME algorithm and occurrences of
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Fig. 6.9. (a) Linearization error. (b) Average switching capacitance vs.
elin for an SS-UST structure and an SM-MRCT structure constructed on
mcmm aes.
incompatibility are handled as shown in Table 6.3. We construct two versions of
the SM-MRCT structure, an SM-MRCT-0 structure and an SM-MRCT-4 structure,
which are constructed with elin = 0 and elin = 0.04, respectively. (Again, the latency
estimates are set to 350 ps, 350 ps, 350 ps, 600 ps, and 500 ps.)
In Table 6.9, the numbers of incompatible subtree-pairs that are handled using
reduction of safety margins and mode separation, respectively, are displayed. As
reduction of safety margins (mode separation) is not performed in an SM-MRCT




Performance evaluation of various reconfigurable structures.
Circuit Structure Yield 95%-Slack TNS Avg. Switching Cap Layout Cap Runtime
(%) (ps) (ns) (pF) (pF) (min)
mcmm fpu RR-UST 67.6 -19.4 -12.3 3.78 3.78 8
RM-MRCT 98.80 6.3 -0.2 4.12 4.39 6
SM-MRCT-0 99.91 10.2 -0.01 4.09 4.52 9
SM-MRCT-4 99.91 12.4 -0.006 4.05 4.45 9
MM-MRCT 98.70 6.6 -0.2 4.29 4.58 7
mcmm pci bridge32 RR-UST 79.91 -10.5 -7.8 9.64 9.64 25
RM-MRCT 99.96 10.8 0.0 11.08 12.26 43
SM-MRCT-0 99.96 10.8 0.0 11.08 12.26 36
SM-MRCT-4 99.96 10.8 0.0 11.08 12.26 34
MM-MRCT 99.96 10.6 0.0 11.33 12.54 105
mcmm ecg RR-UST 94.00 -0.6 -11.8 17.27 17.27 53
RM-MRCT 99.60 5.1 -0.1 17.92 18.89 37
SM-MRCT-0 100.00 5.6 0 17.32 18.05 47
SM-MRCT-4 99.73 4.8 -0.02 18.37 19.59 50
MM-MRCT 99.80 7.6 -0.002 18.11 19.18 37
mcmm des3 RR-UST 40.58 -102.6 -1654.9 70.17 70.17 217
RM-MRCT 93.38 -0.8 -11.4 83.13 96.93 342
SM-MRCT-0 92.27 -1.4 -11.3 84.07 98.02 293
SM-MRCT-4 95.24 2.2 -10.7 84.13 100.14 296
MM-MRCT 92.49 -1.7 -11.5 83.58 98.37 997
mcmm aes RR-UST 85.24 -2.1 -0.6 39.83 39.83 126
RM-MRCT 96.49 0.7 -0.1 49.10 59.84 171
SM-MRCT-0 99.91 8.1 -0.004 52.94 65.00 150
SM-MRCT-4 100.00 8.4 0.0 66.82 86.77 237
MM-MRCT 99.96 7.9 -0.0007 49.86 63.18 201
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Table 6.9
Utilization of safety margin reduction to handle incompatible subtrees and
negative cycles.
Circuit Structure Number of incompatible subtrees handled using num negative
reduction of safety margins mode separation cycles
mcmm fpu RR-UST 1 - -
RM-MRCT 0 2 -
SM-MRCT-0 - 1 0
SM-MRCT-4 - 1 0
MM-MRCT - 2 -
mcmm pci bridge32 RR-UST 3 - -
RM-MRCT 0 9 -
SM-MRCT-0 - 9 0
SM-MRCT-4 - 9 0
MM-MRCT - 9 -
mcmm ecg RR-UST 1 - -
RM-MRCT 1 5 -
SM-MRCT-0 - 4 0
SM-MRCT-4 - 10 0
MM-MRCT - 5
mcmm des3 RR-UST 67 - -
RM-MRCT 0 112 -
SM-MRCT-0 - 114 0
SM-MRCT-4 - 159 1
MM-MRCT - 114 -
mcmm aes RR-UST 66 - -
RM-MRCT 23 101 -
SM-MRCT-0 - 127 0
SM-MRCT-4 - 200 0
MM-MRCT - 106 -
RM-MRCT vs. RR-UST: By handling mode incompatibility using mode sepa-
ration, RM-MRCT significantly improves yield, 95%-slack, and TNS. On mcmm fpu,
mcmm pci bridge32 and mcmm ecg, the overhead of RM-MRCT is modest compared
with the RR-UST, in terms of capacitive layout cost and the average switching capac-
itance. The overhead is limited because only a few instances of mode incompatibility
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are encountered, and correspondingly only a few OR-gates are inserted. Consequently,
the average switching capacitance is also similar to the layout capacitance. The ma-
jority of the capacitance overhead comes from the one-input-multiple-output demul-
tiplexer (335 fF) joining the clock trees for the different modes together to form a
reconfigurable network. On mcmm des3 and mcmm aes, the overhead in terms of
layout capacitance of the MRCT structures compared with the RR-UST structures is
44.1% on the average because of the higher number of occurrences of incompatibility.
However, the switching capacitance overhead is only 20.8% on the average because
only a portion of the clock network is active in each mode. On the plus side, the
number of incompatible subtrees that are handled using reduction of safety margin is
reduced from 67 to 0 and from 66 to 23, respectively (see Table 6.9). The reduction in
the number of incompatible subtree-pairs translates into yield improvements of 85.2%
to 96.5% and 40.6% to 93.4%, respectively.
SM-MRCT vs. RM-MRCT: In the construction of RM-MRCT structures, the
occurrences of incompatible corners are handled using reduction of safety margins,
which may result in a performance degradation in terms of yield, 95%-slack and TNS.
Scenario compression performed in the construction of SM-MRCT avoid the occur-
rences of incompatible corners and preserve the safety margin in the skew constraints.
The explanation for why the performance of the SM-MRCT structure is similar to
the performance of RM-MRCT structure, on circuits mcmm fpu, mcmm pci bridge32,
mcmm ecg and mcmm des3, is that few subtree-pairs that are corner incompatible
are encountered. In Table 6.9, it can be observed that the occurrences of corner
incompatibility encountered are at most 1 on these circuits, respectively. Therefore,
only a small amount of safety margin happens to be reduced and it can be understood
that the performance of both the structures in terms of yield, 95%-slack, and TNS
are similar.
However, on mcmm aes there is a performance difference between the RM-MRCT
structure and the SM-MRCT structure in terms of yield, 95%-slack, and TNS because
23 subtree-pairs are merged by reducing safety margins, as shown in Table 6.9. The
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performance improvement of the SM-MRCT structure comes at a modest increase in
capacitive cost as conserving the safety margins constrains the synthesis process.
SM-MRCT-0 vs. SM-MRCT-4: The comparison of the SM-MRCT-0 struc-
ture and the SM-MRCT-4 structure is similar to the comparison of the SS-UST-0 and
the SS-UST-4, i.e., the SM-MRCT-4 structure will have better performance at the
expense of higher capacitive cost. However, since fewer scenarios are compressed the
differences are minor. On mcmm fpu, the cost is actually lower for the SM-MRCT-4
structure. We believe that this is a minor fluctuation.
SM-MRCT vs. MM-MRCT: For all circuits, both the SM-MRCT structures
and the MM-MRCT structures have high yield as the safety margins in the skew
constraints are preserved. However, we believe that the SM-MRCT structure is ad-
vantageous to the MM-MRCT structure because no generations of corner control
signals are required. Moreover, the overhead of the MM-MRCT structure would be
even higher if we consider the cost of the corner detection circuitry.
6.5.3 Mode separation vs. compression of modes
Based on the performance of the different structures in Table 6.7 and Table 6.8, the
techniques of mode separation and scenario compression appear to be advantageous
in handling incompatibility when compared to the technique of reduction of safety
margins. Moreover, the SS-UST structure seems to be the best tree structure and the
SM-MRCT structure seems to be the best reconfigurable structure. The difference
between the two structures is that incompatible modes are avoided using scenario
compression for SS-UST structures and incompatible modes are handled using mode
separation for SM-MRCT structures.
To highlight and discuss the differences between the two structures further, we
summarize the best results of the SS-UST structures and the best results of the
SM-MRCT structures in Table 6.10. Among a set of structures we define the best
structure to be the structure that obtains an yield of at least 99% and has the lowest
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average switching capacitance. If none of the structures has a yield of 99%, the best
structure is defined to be the structure with the highest yield. The “best SS-UST”
structure is either the SS-UST-0 or the SS-UST-4 structure and the “best SM-MRCT”
structure is either the SM-MRCT-0 structure or the SM-MRCT-4 structure. (Note
that the results in Table 6.10 are a subset of the results in Table 6.7 and Table 6.8.)
Both the SS-UST structures and the SM-MRCT structures have good performance
in terms of yield, 95%-slack and TNS. This is expected because both structures pre-
serve the full safety margins in the skew constraints on all circuits except on the
circuit mcmm des3.
In Table 6.10, we find that on all circuits except mcmm des3, a yield of at least
99% is obtained. Moreover, the yield is similar for the SS-UST structures and the
SM-MRCT structures. However, on the circuit mcmm fpu, mcmm pcg bridge32, and
mcmm des3, the SM-MRCT structures have a lower average switching capacitance
compared with the SS-UST structures. On the circuit mcmm aes, the SS-UST struc-
ture has lower capacitive cost compared with the SM-MRCT structure.
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Table 6.10
Comparison of the best SS-USTs and SM-MRCTs.
Circuit Structure Yield 95%-Slack TNS Avg. Switching Cap Layout Cap Runtime
(%) (ps) (ns) (pF) (pF) (s)
mcmm fpu SS-UST 100.0 30.5 0.0 4.09 4.09 3
SM-MRCT 99.91 12.4 -0.006 4.05 4.45 9
mcmm pci bridge32 SS-UST 99.64 24.2 0.0 14.50 14.50 32
SM-MRCT 99.96 10.8 0.0 11.08 12.26 34
mcmm ecg SS-UST 100.0 9.1 0.0 20.07 20.07 14
SM-MRCT 100.0 5.6 0.0 17.32 18.05 47
mcmm des3 SS-UST 95.24 16.9 -8.8 172.55 172.55 352
SM-MRCT 95.24 2.2 -10.7 84.13 100.14 296
mcmm aes SS-UST 100.0 8.9 -0.002 41.57 41.57 35
SM-MRCT 99.9 8.1 -0.004 52.94 65.00 150
151
The trade-off between the two structures depends on the relative increase in cost
between introducing reconfigurability compared with constraining the construction
by compressing scenarios. The trade-off is partly based on the linearization error
elin. The larger the value of elin, the larger the linearization margins Mlin are re-
quired to be inserted, which results in higher capacitive cost. Since fewer scenarios
are compressed in the SM-MRCT structure, the capacitive cost is less sensitive to
elin compared with the SS-UST structure. This is demonstrated in Figure 6.9(b),
where the average switching capacitance of an SM-MRCT structure and an SS-UST
structure constructed on mcmm aes for different values of elin are shown. It can be
observed that the switching capacitance of an SS-UST increases drastically as the
elin is increased. In contrast, the average switching capacitance of the SM-MRCT
structure is modest with the increase of elin, which is expected since fewer scenarios
are compressed. In general, it seems that the capacitive overhead of introducing re-
configurability is lower compared with the overhead of constraining the construction
process.
Moreover, during the scenario compression, negative cycles may be created when
the SCGs of the different scenarios are compressed to cSCGs (SM-MRCT structure)
or a single cSCG (SS-UST structure). As observed on mcmm des3 in Table 6.9, the
SS-UST structure is more vulnerable to the creation of negative cycles because all the
SCGs are compressed to a single cSCG. Based on that the SM-MRCT structure is
of lower cost and it is capable of preserving the safety margins better compared with
the SS-UST structure. We conclude that the SM-MRCT structure is advantageous.
6.6 Summary and future work
In this chapter, clock networks for MCMM designs are constructed using mode
separation and scenario compression. The experimental results shown that the frame-
work is capable of constructing clock networks for MCMM with high yield. Note that
mode separation and scenario compression allow the techniques developed in Chap-
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ter 2, Chapter 3, and Chapter 4 to be applied to MCMM. In the future, we plan to
investigate the integration of construction of MRCTs with the CTO that was intro-
duced in Chapter 5. Moreover, further research directions on mode separation and
compression are outlined in Chapter 8.
153
7. STATIC BOUNDED USEFUL ARRIVAL TIME
CONSTRAINTS
7.1 Introduction
In this chapter, the SCSM CTS problem without OCV is revisited. The motivation
for revisiting the SCSM CTS problem without OCV is that the fast clock scheduler
developed in Chapter 2 is used to drive the tree construction algorithms in Chapter 3,
Chapter 4, and Chapter 6. Therefore, if a better solution can be provided to the SCSM
CTS problem without OCV, better solutions can potentially be provided to both the
to the SCSM CTS problem with OCV and the MCMM CTS problem with OCV.
Limited routing resources and tight power budgets require clock trees to be con-
structed with short wire length and small buffer area. Moreover, useful skew is
required to meet irregular timing constraints and to improve robustness.
There is an explicit skew constraint between each pair of sinks that are only
separated by combinational logic. These explicit skew constraints can be captured in
an SCG [6], as shown in Figure 7.1(e) and discussed in Chapter 2.
Based on the explicit skew constraints, there is a dynamic implied skew constraint
between every pair of sinks. For example, in Figure 7.1(e), there is no explicit con-
straint (edge) between sink 1 and sink 4. However, there is an implied skew constraint
between the pair, as shown in Figure 7.1(f). The bounds of each constraint are de-
fined by the length of two shortest paths in the SCG. Using the Greedy-UST/DME
algorithm introduced in Chapter 1, clock trees meeting the explicit skew constraints
can be constructed based on iteratively merging subtrees (or sinks) while considering
the dynamic implied skew constraints [6]. When a pair of sinks are merged, the skew
between the sinks is specified and edge weights are required to be updated in the SCG.
As the implied skew constraints are defined by the SCG, they may change after any
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skew is specified in the SCG. Therefore, every implied skew constraints is required to
be updated (with high run-time complexity) after a skew is specified. For example, the
implied skew constraint between sink 1 and sink 4 may change when the skew between
sink 3 and sink 4 is specified, as illustrated in Figure 7.1(e) and (f). The drawback
of the Greedy-UST/DME algorithm is that only a limited number of topologies can
be explored, as it is costly in run-time to update the constraints [6, 27,28].
An alternative to implied skew constraints is static arrival time constraints [2,
7, 13, 57], which consist of a range (or in special cases a point) as the arrival time
constraints for each sink, as shown in Figure 7.1(a)–(d). The constraints are satisfied
if the clock signal is delivered within the ranges. The advantage of static arrival
time constraints is that the constraints are not required to be updated because they
are defined with respect to an arbitrary reference point. (In contrast, implied skew
constraints are defined by an SCG with changing edge weights.) Using the reference
point, the constraints can be obtained in constant time. However, static constraints
are inherently more restrictive than implied skew constraints.
Zero skew trees (ZSTs) and useful skew trees (USTs) can be constructed using
static equal [7] and static useful [2] arrival time constraints, both of which are point
constraints, as shown in Figure 7.1(a) and (b), respectively. A ZST is constructed
using zero-skew merging by storing the delay of each subtree [7]. The useful arrival
time constraints in Figure 7.1(b) can be obtained using a linear programming (LP)
formulation that optimizes clock period or robustness [2]. Next, using virtual delay
offsets to account for the non-alignment of the point constraints, a clock tree can be
constructed using zero-skew merging [7].
In [13], bounded skew trees (BSTs) were constructed based on static bounded
arrival time constraints, which are range constraints, as illustrated in Figure 7.1(c).
The expansion of a point constraint to a range constraint resulted in clock trees with
shorter wire lengths. As the skew bound can be obtained in constant time and that
the minimum and the maximum delay of each subtree can be stored, subtrees pairs
can be merged in constant time [13], which facilitates the exploration of various tree
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(a) Static equal arrival                                     (c) Static bounded arrival
time constriants in [7]                                        time constraints in [13] 
(b) Static useful arrival                                    (d) Static bounded useful 
  time constraints in [2]                                   arrival time constraints [57]
















































Fig. 7.1. The static bounded useful arrival time constraints in (d) domi-
nate the arrival time constraints in (a), (b), and (c). They are decoupled
from the SCG in (e), in contrast with the dynamic implied skew con-
straints in (f). |V | is the number of clock sinks and dij denotes the length
of the shortest path from vertex i to vertex j in the SCG.
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topologies. In [13], the exploration was guided by a rerooting feature that transforms
a subtree into subtrees with different tree topologies (further details in Section 7.2.1
and Figure 7.2). However, static bounded arrival time constraints do not allow useful
skews.
In [58], USTs were constructed based on static bounded useful arrival time con-
straints [57], which are range constraints of various lengths that may be unaligned,
as shown in Figure 7.1(d). The static useful arrival time constraints dominate the
static constraints in earlier studies [2, 7, 13]. Moreover, based on the explicit skew
constraints, many alternative sets of static bounded useful arrival time constraints
can be specified [57]. In [57], the constraints were specified to maximize the length
of the arrival time constraints lexicographically, i.e., iteratively maximizing the mini-
mum length arrival time constraint, to simplify the tree construction process. In [58],
the tree construction was based on joining subtrees (or sinks) with intersecting range
constraints iteratively, i.e., interconnect delays were not fully considered. Moreover,
different buffer (or inverter) configurations were considered. However, in contrast to
in [13], various tree topologies were not explored. The drawback of specifying the
range constraints length wise lexicographically, is that the range constraints may be-
come unaligned, which may translate into high tree realization cost even though each
range constraint has long length.
In this chapter, we propose techniques to construct USTs with short wire length
that meet useful skew constraints. The tree construction is based on static bounded
useful arrival time constraints, which are specified to reduce the tree routing cost
by solving a LP formulation. Moreover, the tree construction considers interconnect
delays based on the Elmore delay model and facilitates topology exploration.
The BST construction (in [13]) is extended such that an UST can be constructed
given a set of static bounded useful arrival time constraints under the Elmore delay
model. The extension is based on introducing a virtual minimum delay offset and a
virtual maximum delay offset for each sink, i.e., combining the construction techniques
for the constraints in Figure 7.1(b) and (c). The values of the offsets are defined by the
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relative location of the range constraints in Figure 7.1(d). The extension maintains
that pairs of subtrees can be merged in constant time while facilitating the exploration
of various tree topologies, which is advantageous compared with the tree construction
in [58]1.
Given a set of explicit skew constraints, many alternative sets of static bounded
useful arrival time constraints can be specified, each resulting in a clock tree with a
different capacitive cost. We propose to specify the arrival time constraints based on
an LP formulation that attempts to both maximize the lengths (as in [57]) and align
the range constraints, which translates into clock trees with lower capacitive costs.
Although the static bounded useful arrival time constraints do not allow for full
utilization of timing margins (compared with the implied skew constraints in [6]), the
ability to explore various topologies translates into cost reduction, as a larger solution
space is explored. Experimental results show that the proposed approach is capable
of constructing clock trees with 16% lower capacitive cost. Moreover, the robustness
of the constructed trees indicates that the proposed approach still has high utilization
of timing margins.
The remainder of the chapter is organized as follows: the constraints and the
problem formulation are introduced in Section 7.2 and in Section 7.3, respectively.
The tree construction is outlined in Section 7.4. In Section 7.5, the static constraints
are specified using an LP formulation. The synthesis flow and experimental results
are presented in Section 7.6. In Section 7.7, experimental results considering OCV
are presented. We conclude in Section 7.8.
7.2 Review of static and dynamic constraints
Setup and hold time constraints are imposed between each pair sequential ele-
ments, or flip flips (FFs), that are separated by only combinational logic. As intro-
1The buffer (or inverter) exploration proposed in [58] is not implemented in our framework. We
view that exploration to be orthogonal to the topology exploration discussed in this chapter.
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duced in Chapter 1, the setup and hold time constrains in Eq (1.1) and Eq (1.2) can
be reformulated into explicit skew constraints as follows:
th − tk ≤ chk ∀(h, k) ∈ E, (7.1)
where E is the set of skew constraints and chk is equal to T − tCQi − tmaxij − tSj −Muser
for each setup constraint in Eq (1.1) and tminij + t
CQ
i − tHj −Muser for each hold time
constraint in Eq (1.2). Where Muser is a user specified non-negative safety margin
that is introduced to account for on-chip variations.
The explicit skew constraints in Eq (7.1) can be captured in a skew constraint
graph (SCG). In an SCG G = (V,E), V is the set of sequential elements and E is the
set of skew constraints in Eq (7.1). For each skew constraint, an edge from vertex h
to vertex k is added with a weight of chk. Throughout the synthesis process, skews
are specified between pairs of sequential elements. If a skew skewij = ti − tj = a is
specified between sink i and sink j, the weight of the edges eij and eji are updated to
wij = −a and wji = a, respectively, as shown in Figure 7.1(e).
Dynamic implied skew constraints are imposed between each pair of sinks by
the explicit skew constraints. In [6], it was shown that the implied skew constraints
between a pair of sinks is defined as follows:
−dij ≤ ti − tj ≤ dji, (7.2)
where dij and dji denotes the shortest path from vertex i to vertex j and from vertex
j to vertex i, respectively, in the SCG. As the implied skew constrains are defined
based on the SCG, they are required to be updated when any skew is specified in
the SCG. The time complexity to compute or update an implied skew constraint is
O(V log V + E) [27].
A static arrival time constraint is a range of arrival time constraints, denoted
ri, for each sink i, with respect to an arbitrary reference points [57]. The arrival time
constraints are satisfied if the clock signal is delivered to the sinks within the range
constraints. A set of arrival time constraints are defined to be valid if they guarantee
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that the explicit skew constraints in the SCG are satisfied, which can be ensured as
follows:
xlbi − xubj ≤ cij, ∀(i, j) ∈ E (7.3)
xlbi ≤ xubi , ∀i ∈ V (7.4)
where xlbi and x
lb
i respectively denote the lower and the upper bound of the range ri.
V and E are the vertices and the edges in an SCG, respectively. (The xlbi and x
ub
i
notation is illustrated in Figure 7.3 in Section 7.4.2.)
As the arrival time constraints are specified with respect to an arbitrary reference
point, they are not required to be updated when skews are specified in the SCG.
Moreover, the reference point is not required to be specified.
Table 7.1
Comparisons of static arrival time constraints and dynamic implied skew
constraints. A ‘*’ implies that rerooting was not performed but it would
be easy to apply.
Constraints Proposed Update Ease of exploring Useful Degree of
in required? tree topologies skews utilization
based on allowed? of timing
rerooting margins
Static equal arrival time [7] No easy* No low
Static useful arrival time [2] No easy* Yes low
Static bounded arrival time [13] No easy No medium
Dynamic implicit skew [6] Yes difficult Yes full
Static bounded useful arrival time [57] No easy* Yes high
7.2.1 Potential benefits of implied skew constraints
In Table 7.1, it can be observed that there is a trade-off between static bounded
useful arrival time constraints [57] and dynamic implied skew constraints. (The con-
straints in [2,7,13] are dominated by the constraints in [57].) The tree construction in
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Chapter 2, Chapter 3, Chapter 4, Chapter 6, [6], and [17] is based on dynamic implied
skew constraints. However, considering the properties in Table 7.1, it may be advan-
tageous to perform tree construction based on arrival time constraints. To the best of
our knowledge, there has not been a direct comparison between the two approaches.
In this section, we discuss the potential benefits of tree construction based on static
bounded useful arrival time constraints and the details of the properties in the table.
Moreover, the performance of the clock trees constructed based on static bounded
useful arrival time constraints will depend on the specification of the constraints and
the tree construction methodology, which is discussed later in this chapter.
The advantage of using static arrival time constraints is that the constraints are
not required to be updated because after they are specified they are decoupled from
the SCG. Consequently, it turns out that a pair of subtrees can be merged in con-
stant time. Therefore, it is run-time feasible to evaluate merging two subtrees while
exploring various tree topologies. In [13], the topology exploration is performed using
a rerooting feature. A subtree with n ≥ 2 leaf nodes can be rerooted into 2n− 3 sub-
trees with different tree topologies, which is illustrated in Figure 7.2. Consequently,
two subtrees with n ≥ 2 and m ≥ 2 respective leaf nodes can be merged to a subtree
with (n + m) leaf nodes while considering (2n − 3) · (2m − 3) tree topologies. The
two drawbacks of static arrival time constraints are: (i) Arrival time constraints are
inherently more restrictive than the explicit skew constraints stored in the SCG. This
can be understood because the explicit skew constraints between a pair of sinks have
to be satisfied for any pair of arrival times within the respective ranges, see Eq (7.3);
(ii) The static approach does not leverage that the SCG is updated with skew infor-
mation throughout the tree construction process, which may expose additional timing
margins.
The advantage of tree construction based on using dynamic implied skew con-
straints is that the full timing margins can be utilized. However, it is costly in terms
of run-time to explore various topologies, as the implied skew constraints have to be
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Fig. 7.2. For a subtree with n leaf nodes, 2n − 3 tree topologies are
explored by rerooting [13].
updated after each skew in a topology is specified. The update of each implied skew
constraints is O(V log V + E) [27].
In summary, the trade-off between using static arrival time constraints and dy-
namic implied skew constraints is based on ease of topology exploration versus degree
of utilization of timing margins. To allow the static approach to expose additional
timing margins, we propose to re-specify the static bounded useful arrival time con-
straints periodically throughout the tree construction process, i.e., mitigating the
shortcomings of static arrival time constraints. Further details are provided in Sec-
tion 7.6.1.
7.3 Problem formulation
This chapter considers the SCSM CTS problem without OCV. The problem con-
sists of constructing a clock tree that delivers a clock signal from a clock source to a
set of sequential elements while meeting the skew constraints in Eq (1.3) and tran-
sition time constraints. The source to sink connections are realized using wires and
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buffers from a wire and buffer library, respectively. The objective is to construct
clock trees using the least amount of wire and buffer resources. The resource utiliza-
tion is measured in capacitive cost, which is known to correlate closely with power
consumption.
We approach the problem by extending the BST construction such that an UST
can be constructed given a set of static bounded useful arrival time constraints under
the Elmore delay model (see Section 7.4). Given an SCG, many alternative sets of
static arrival time constraints can be specified, each resulting in a clock tree with
a different capacitive cost. In Section 7.5, we specify the static bounded useful ar-
rival time constraints with the goal of minimizing the capacitive cost of a clock tree
constructed using the constraints. (In Section 7.6, our proposed approach of specify-
ing the arrival time constraints is experimentally compared with the approach used
in [57,58].)
7.4 BST and UST tree construction
In Section 7.4.1, we review the BST construction in [13]. In Section 7.4.2, the
BST construction is extended such that USTs can be constructed based on static
bounded useful arrival time constraints.
7.4.1 BST tree construction in [13]
In [13], the BST construction is based on the observation that if the maximum
skew between any pair of sinks is less than B, the clock signal will be delivered within
the range constraints, illustrated in Figure 7.1(c). Here, B is equal to the range, i.e.,
the difference of upper and lower bounds, of each arrival time constraints.
To facilitate the construction of such a BST, the minimum and maximum delay
of each subtree i are stored and denoted min ti and max ti, respectively. Initially,
min t and max t are set to 0 for a subtree (or sink). Next, a clock tree is constructed
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by iteratively merging subtrees while ensuring that max tk − min tk ≤ B of each
formed subtree k.
A pair of subtrees i and j are merged into a larger subtree k with max tk −
max tk ≤ B as follows: the subtrees i and j are connected with a wire and the
length of the wire is equal to the Manhattan distance between the subtrees. (For
certain pairs of delay imbalanced subtrees, detour wiring is required [7].) Next, the
alternative locations for the root of subtree k are determined on the wire. This can
be performed in constant time, as the skew bound B can be obtained in constant
time and min tk and max tk can be computed incrementally as follows:
max tk = max{max ti + w(k, i),max tj + w(k, j)}, (7.5)
min tk = min{min ti + w(k, i),min tj + w(k, j)}, (7.6)
where w(k, i) and w(k, j) denotes the delay of the wire between the root of the subtree
k and the root of the subtrees i and j, respectively. (In [58], the wire delays w(k, i)
and w(k, j) were not included when a new root was formed.)
Before merging a pair of subtrees, each subtree can be rerooted into multiple
subtrees with different topologies, as illustrated in Figure 7.2. During rerooting, it
is utilized that min tp and max tp are computed and stored for each partial subtree
p of a larger subtree. Moreover, each rerooted subtree can be obtained by pairwise
merging three partial subtrees of the initial subtree (or a previously rerooted subtree).
Therefore, each rerooted subtree can be formed in constant time. The run-time is
linear with respect to the number of rerooted topologies that are explored.
It can be understood that the reference point to which the range constraints are
defined is arbitrary, because only the relative delay between pairs of sinks is required
to meet a skew bound. With a non-arbitrary reference point, the skew bound B = 50
could for example mean that the clock signal must be delivered to each sink with a
delay in [200, 250] ps.
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In the next section, we extend the BST construction such that an UST can be
constructed based on static bounded useful arrival time constraints, as shown in
Figure 7.3.
7.4.2 Proposed UST construction
The extension is based on using a maximum skew bound Bv (in similar to B
in [13]) and virtual minimum and virtual maximum delay offsets to account for the
non-alignment and the range of the arrival time constraints, similar to using single
delay offsets to handle the constraints in Figure 7.1(b) based on ZST construction [7].
Based on the arrival time constraints, Bv is set to an arbitrary value that satisfies
Bv
2
≥ xubi and B
v
2
≥ −xlbi for all i ∈ V , which is illustrated in Figure 7.3. The virtual
minimum delay offset offmini and virtual maximum delay offset off
max
i for a sink i










− xubi , (7.8)
Finally, an UST can be constructed in a similar fashion as an BST in [13], by set-
ting B = Bv and min ti = off
min
i and max ti = off
max
i for each sink i, respectively.
The skew bound Bv can be obtained in constant time and min t and max t can
still be incrementally computed for each subtree. Therefore, it is possible to merge
subtrees in constant time and explore various topologies. Note that the reference
point is arbitrary and not specified and that Bv can in fact be defined to an arbitrary
value by the offsets.
Now that we have explained how a UST can be constructed given a set of static
bounded useful arrival time constraints, we focus on specifying the constraints with
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Fig. 7.3. Tree construction based on static bounded useful skew con-
straints.
7.5 Specification of arrival time constraints
In this section, valid static bounded useful arrival time constraints are specified
based on the explicit skew constraints. It is not difficult to specify a set of valid arrival
time constraints. Every feasible solution of an LP formulated with the constraints
in Eq (7.3) and Eq (7.4) forms a set of valid arrival time constraints [57]. The
challenge is how to define a suitable objective function, such that the solution to the
LP formulation results in arrival time constraints that help to minimize the capacitive
cost of the clock tree constructed.
We approach this challenge by observing the following property of arrival time
constraints: let rI be the intersection of the arrival time constraints of all sinks
and let |rI | be the range of rI (if the intersection is non-empty). All subtree(s)
constructed from the sinks satisfying a skew bound B = |rI | will satisfy the arrival
time constraints.
It can be easily understood that the larger the |rI | is, the less constrained the tree
construction is and therefore, the more likely the clock tree will have lower capacitive
cost. Suppose we construct the bottom k stages of a clock tree without considering
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any skew constraints, where a stage consists of subtrees, each driven by a buffer. Let
skew(k) denote the maximum skew between any pair of sinks in the subtrees of these
bottom k stages constructed in such a fashion. We attempt to specify the arrival
time constraints with |rI | ≥ skew(k). This would imply that the k bottom-most
stages could be constructed in an unconstrained fashion, which probably would result
in clock trees with small capacitive cost, as it is well known that a majority of the
capacitive cost of a clock tree is located in the bottom most stages [39,59].
The limitation of the proposed approach is that if any explicit skew constraints
require useful skew to be satisfied, i.e., ti − tj ≤ −b, where b > 0. No common inter-
section rI exists, which is the main limitation of the bounded arrival time constraints
in [13].
7.5.1 Static bounded useful arrival time constraints
We propose to specify the arrival time constraints with the following goals: (1)
The range constraints have to be valid, i.e., the constraints in Eq. (7.4) and Eq. (7.3)
have to be satisfied. (2) The lower and upper bounds of each range constraint should
be minimized and maximized, respectively. (3) The arrival time constraints should be
aligned although they are allowed to be unaligned (to allow insertion of useful skews).
(4) Arrival time constraints of similar range are preferred. The motivation for this
preference is that a subtree is always more constrained timing wise than the subtrees
from which it was constructed. Tree construction is constrained by the arrival time
constraints with the smallest range.
In [57], were the arrival time constraints were specified to maximize the length
of the range constraints lexicographically, i.e., the minimum length of the range con-
straints was iteratively maximized. This approach considers only the objectives (1),
(2), and (4). The drawback of this approach is that the constraints may become sig-
nificantly unaligned, which requires the clock signal to be delivered with skew, which
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may be costly to realize. A direct experimental comparison between the proposed
approach and the approach in [57] is provided in Section 7.6.





lb + f(xubi )
ub (7.9)
xlbi ≤ xubi , ∀i ∈ V (7.10)
xlbi − xubj ≤ cij, ∀(i, j) ∈ E (7.11)
where, f(x)lb and f(x)ub are p-part piecewise linear functions shown in Figure 7.4.
In Figure 7.4, c1, · · · , cp are user specified weights and skew
(1)
2




It is evident that the formulation achieves the goals (1) and (2) by the constraints
in Eq (7.10) and Eq (7.11) and the objective function. The formulation achieves the
goals (3) and (4) by setting the slope of the piecewise linear functions f(x)lb and
f(x)ub as illustrated in Figure 7.4(a) and (b). In the figure, it can be observed that
there is a heavy penalty if the lower bound (the upper bound) of a range is not set to





). Moreover, the slopes of f(x)lb and f(x)ub
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] to be formed.
Empirically, we find that it is important to set the slope of the different parts to be
drastically different, to avoid having constraints with disproportionately small ranges.
7.6 CTS and evaluation of the SCSM CTS problem without OCV
7.6.1 Flow for tree construction
Clock trees with buffers are constructed by integrating the proposed constraints
into a classical bottom-up tree construction framework, which is based on algorithms
in [6, 13,15,28,31]. An overview of the framework is shown in Figure 7.5.
A clock tree is constructed buffer stage by buffer stage. A buffer stage consists of
















(a) lower bound objective (b) upper bound objective
Fig. 7.4. Piecewise linear functions f(x)lb and f(x)ub.
Specify or re-specify static bounded




























Fig. 7.5. Flow for tree construction.
most stage is the clock sinks, and the input to the construction of the consecutive
stages are the input pins of the driving buffers of the previous buffer stage. Each
buffer stage is constructed by specifying (or re-specifying) the static arrival time
constraints (see Section 7.5). Next, subtrees are iteratively pairwise merged to form
larger subtrees while satisfying the arrival time constraints (see Section 7.4.2). Lastly,
buffers are inserted to drive the constructed subtrees such that the transition time
constraints are satisfied [15, 28, 31]. The iterative buffer stage construction process
continues until only a tree remains.
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Specify or re-specify static arrival time constraints: In the construction of
the bottom buffered stage, the arrival time constraints are specified with respect to
the sinks, as described in Section 7.5. In the construction of a higher-level buffer stage,
each subtree can be viewed as a sink and the arrival time constraints are re-specified,
i.e., a single range constraint is specified for each subtree. The re-specification exposes
additional timing margins by including the skew information in the SCG obtained
from the construction of lower-level buffer stages.
7.6.2 Experimental evaluation of the SCSM CTS problem without OCV
In the remainder of this section, we present experimental results to demonstrate
the effectiveness of the proposed constraints and algorithms in reducing capacitive
cost of clock trees. (We shall demonstrate that the proposed techniques can be used
to construct clock trees that solve the SCSM CTS problem with OCV in Section 7.7.)
The algorithms are implemented in C++ and the experiments are performed on a 10
core 5.0 GHz Linux machine with 64 GB of memory.
Using the proposed tree construction framework, various different tree structures
are constructed. (1) The D-UST structure is a tree structure that is constructed using
dynamic implied skew constraints, i.e., the Greedy-UST/DME algorithm in [6]. (2)
The PS-UST structure is a tree structure constructed using static useful arrival time
constraints where the arrival time constraints for each sink are in the form of a point.
(3) The LS-UST structure is a tree structure constructed based on static useful arrival
time constraints specified as in [57]. (4) The S-UST structure is a tree structure that
is constructed based on static bounded useful arrival time constraints specified as
proposed in this chapter. (5) The TS-UST structure is the S-UST structure with
the additional feature of using rerooting to explore topologies. (6) The TS-BST
structure is a tree structure constructed based on bounded arrival time constrains
with rerooting, i.e., the Greedy-BST/DME algorithm in [13]. (7) The RTS-UST
structure is equal to the TS-UST structure with the additional feature that the arrival
170
time constraints are re-specified after the synthesis of each buffer stage, as described
in Section 7.6.1.
In Section 7.6.3, we compare our baseline implementations with the the results
in [6, 13]. In Section 7.6.4, the seven tree structures are compared. A direct com-
parison with the tree construction in [58] is not performed as our proposed tree
construction is similar to the construction in [58] except that we fully consider the
interconnect delays, as explained in Section 7.4.2.)
7.6.3 Evaluation of baseline implementations
In Table 7.2, we compare our implementation of the D-UST structure with the
implementation in [6] and our implementation of the TS-UST structure with the
implementation in [13], using normalized wire length, respectively. The comparison
is performed on the three of the circuits in Table 2.3 (introduced in Chapter 2) that
do not require buffers to be inserted (identical to in [6, 13]). The results show that
the normalized wire lengths obtained from our implementations are similar to those
reported in [6,13]. Therefore, we have established that D-UST and TS-BST structures
obtained from our implementations are fair reference points for comparison.
7.6.4 Evaluation of Open Cores circuits
In Table 7.3, the solutions to the SCSM CTS problem without OCV are presented.
We show the results of the various tree structures constructed on the circuits in
Table 7.4. The top seven circuits were used in Chapter 3. The bottom five circuits
have been obtained by synthesizing Open Cores [38] verilog specifications using the
Synopsys tool chain in similar to as described in Chapter 3.
In Table 7.3, we compare the performance in terms of the capacitive cost in the
column labeled “Cap cost” and the run-time in the column labeled “Run-time”. We
do not show the results on the TS-BST structures in the table because for many of
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Table 7.2
Comparison of the implementations of the D-UST and TS-UST structures
with [6, 13].
Structure Source Wire length Wire length
normalized normalized
with [6] with [13]
(name) (ratio) (ratio)
D-UST [6] 1.00 -
D-UST this chapter 1.00 -
TS-BST [13] - 1.00
TS-BST this chapter - 1.00




Comparisons of various tree structures.
Circuits Cap cost (pF) Run-time (min)
(name) D-UST PS-UST LS-UST S-UST TS-UST RTS-UST D-UST PS-UST LS-UST S-UST TS-UST RTS-UST
scaled s1423 3.3 4.4 9.9 3.9 3.2 3.2 1 1 1 1 1 1
scaled s5378 5.7 10.7 9.6 6.3 6.2 5.8 1 3 2 2 20 2
scaled s15850 18.3 20.5 28.3 20.0 20.0 17.5 16 18 11 20 20 8
msp 1.7 2.5 1.8 1.8 1.5 1.5 1 2 5 1 4 4
fpu 2.1 2.9 2.0 2.0 1.9 1.9 1 1 1 1 4 4
ecg 34.5 50.3 76.4 30.4 28.3 26.9 26 30 64 23 53 63
aes 207.5 372.0 204.4 202.4 207.5 200.7 186 324 114 127 214 155
usbf 8.0 9.9 8.0 5.2 4.5 4.5 4 9 5 3 9 9
dma 7.3 11.9 6.4 5.8 5.3 5.3 4 11 5 3 14 13
pci bridge32 15.1 15.5 11.2 8.9 7.8 7.7 10 8 10 5 24 24
des peft 19.2 29.8 44.1 22.7 19.7 18.9 8 14 20 16 36 32
eht 23.6 44.7 23.7 23.3 21.2 21.2 16 25 16 15 72 78
Norm. 1.00 1.48 1.30 0.95 0.87 0.84
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Table 7.4
Properties of synthesized circuits.
Circuit Used Sinks Skew
in constraints
(name) (num) (num)
scaled s1423 [28] 74 78
scaled s5378 [28] 179 175
scaled s15850 [28,31] 597 318
msp [28] 683 44990
fpu [28] 715 16263
ecg [28,31] 7674 63440
aes [31] 13216 53382
usbf 1765 33438
dma 2092 132834
pci bridge32 3578 141074
des peft 8808 17152
eht 10544 450762
The S-UST structures have 5% lower average capacitive cost when compared with
the D-UST structures. The lower capacitive costs may stem from that the S-UST
structures have relatively aligned arrival time constraints (specified before the tree
construction). In the D-UST structure, the arrival times to the sinks may be signifi-
cantly skewed, as skews are incrementally specified within implied skew constraints.
Compared with the S-UST structures, the PS-UST structures have 48% higher
cost on the average, as the arrival time constraints in PS-UST are in the form of
points. Compared with the S-UST structures, the LS-UST structures have 36% higher
capacitive cost, as the arrival time constraints in the LS-UST structure are may be
significantly unaligned, which constrains the tree construction process.
The TS-UST structures have 8% lower average capacitive cost when compared
with the S-UST structures. This can be understood because the TS-UST structures
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(a) Part of D-UST tree structure in [6, 28,31].
(b) Part of RTS-UST tree structure.
Fig. 7.6. D-UST structure vs. RTS-UST structure. The RTS-UST struc-
ture can connect the sinks with shorter wire length as various topologies
are explored by rerooting subtrees.
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allows subtrees to be rerooted, facilitating the exploration of various tree topologies.
As a greater solution space is explored, clock trees with lower capacitive costs are ob-
tained. Even though the TS-UST structures have a lower utilization of timing margins
compared with the D-UST structures, the average capacitive cost is lower because of
the topology exploration. The RTS-UST structures have 3% lower average capacitive
cost when compared with the TS-UST structures, as the arrival time constraints are
re-specified during the synthesis process to expose additional timing margins after
each buffer stage. However, capacitive reductions are only obtained on six out of
the twelve circuits. The explanation for that is that the skew constraints have to
be relatively stringent for the exposed timing margins to translate into reduction in
capacitive cost.
In Figure 7.6, we illustrate a part of a D-UST structure and part of a RTS-
UST structure on the circuit ecg. It can be observed that the RTS-UST structure has
shorter wire length. Clearly, the topology exploration results in wire length reductions
(measured in capacitive cost).
As the arrival time constraints do not have to be updated, the S-UST structures
are expected to have shorter run-times when compared with the D-UST structures,
the construction of which requires updates of the dynamic implied skew constraints.
This is particularly true for larger circuits. Compared with the S-UST structures,
the TS-UST structures are expected to have a longer run-times because rerooting is
applied to explore various tree topologies. The RTS-UST structures are expected to
have shorter run-times compared with the TS-UST structures, as the re-specification
of the arrival time constraints may make the tree construction less constrained. Ide-
ally, we would like to control the run-time of the topology exploration more closely,
which we plan to do in our future work. Nevertheless, there are many second order
effects that influences the run-time. In particular, a big component of the run-times
is related to NGSPICE [60] circuit simulations for guiding the synthesis process.
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7.7 Evaluation of the SCSM CTS problem with OCV
In this section, we evaluate the trees structures constructed by our framework are
compared with the clock trees in [28,31], in terms of timing yield and capacitive cost
on the SCSM CTS problem with OCV. The comparison is performed using the Monte
Carlo framework introduced in Chapter 3.
In Chapter 4, the clock trees were constructed using a CTS phase and a clock tree
optimization (CTO) phase [31]. After an initial clock tree has been constructed in the
CTS phase, some timing violations may still exist. The CTO phase is employed to
remove these violations. The optimization is performed by realizing delay adjustments
in the tree by inserting buffers and detour wires. The delay adjustments are specified
using an LP formulation [20, 24, 30]. For further technical details of the CTO phase,
please refer to [20,24,30].
To facilitate a fair comparison with [28, 31] (solutions provided in Chapter 3 and
Chapter 4), we apply CTO [20,24,30] to the RTS-UST structures constructed by our
framework.
7.7.1 Evaluation of timing yield and cost on the Open Cores circuits
In Table 7.5, we compare the RTS-UST structures constructed in this work with
the D-UST structures constructed in [28], which reported results on six of the twelve
benchmark circuits. We also compare against the D-UST structures and LD-UST
structures in [31], which reported results on three circuits. The LD-UST structure
in [31] is an extension of the D-UST structure in that the structure can meet both skew
constraints and a user-specified latency bound at the expense of increased capacitive
cost. The normalized capacitive results (labeled “Norm.” in Table 7.5) are obtained
with respect to the capacitive cost of the RTS-UST structures after CTO.
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Table 7.5
Evaluation of clock trees in timing yield and capacitive cost. A ‘-’ in the CTO run-time column means that CTO
is not required to achieve 100% yield.
Circuit Work Structure Muser After CTS After CTO
Cap Latency Yield Run-time Cap Latency Yield Run-time
(name) (name) (ps) (pF) (ps) (%) (min) (pF) (ps) (%) (min)
scaled s1423 [28] D-UST 0 3.4 140 100.0 1 3.4 140 100.0 -
this chapter RTS-UST 0 3.2 128 100.0 1 3.2 128 100.0 -
scaled s5378 [28] D-UST 0 5.7 130 100.0 1 5.7 130 100.0 -
this chapter RTS-UST 0 5.8 205 57.8 2 5.8 205 100.0 1
scaled s15850 [28] D-UST 27 20.2 405 96.6 5 20.7 425 99.4 13
[31] D-UST 25 17.3 328 81.4 4 17.9 424 81.4 14
[31] LD-UST 25 17.7 291 99.2 5 18.1 313 100.0 11
this chapter RTS-UST 25 17.5 244 99.8 9 17.7 256 100.0 14
msp [28] D-UST 0 1.9 98 100.0 4 1.9 98 100.0 -
this chapter RTS-UST 0 1.5 89 100.0 4 1.5 89 100.0 -
fpu [28] D-UST 0 2.3 87 100.0 2 2.3 87 100.0 -
this chapter RTS-UST 0 1.9 109 93.2 4 1.9 109 100.0 1
ecg [28] D-UST 30 66.8 417 98.8 39 75.7 474 91.6 341
[31] D-UST 30 35.8 382 99.4 20 36.3 401 99.4 33
[31] LD-UST 30 35.0 318 94.6 29 35.2 345 100.0 51
this chapter RTS-UST 30 26.9 234 99.6 63 27.0 247 100.0 32
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Circuit Work Structure Muser After CTS After CTO
Cap Latency Yield Run-time Cap Latency Yield Run-time
(name) (name) (ps) (pF) (ps) (%) (min) (pF) (ps) (%) (min)
aes [31] D-UST 50 207.5 2207 82.8 245 208.3 2320 97.6 180
[31] LD-UST 50 233.9 1863 100.0 133 234.7 1933 99.0 152
this chapter RTS-UST 50 200.7 1172 86.8 155 202.0 1242 96.6 103
usbf this chapter RTS-UST 30 4.5 135 100.0 10 4.5 135 100.0 -
dma this chapter RTS-UST 30 5.3 118 100.0 14 5.3 118 100.0 -
pci bridge32 this chapter RTS-UST 30 7.7 150 100.0 24 7.7 150 100.0 -
des peft this chapter RTS-UST 30 18.9 148 100.0 32 18.9 148 100.0 -
eht this chapter RTS-UST 30 21.2 144 100.0 78 21.2 144 100.0 -
Norm. [28] D-UST 1.36 1.43
[31] D-UST 1.15 1.13
[31] LD-UST 1.16 1.16
this chapter RTS-UST 0.996 1.00
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First, we compare the results after CTS (and before CTO). Compared with the
RTS-UST structures, the D-UST structures in [28] and [31] have 35% and 15% higher
capacitive cost, respectively, which is similar to the results reported in Table 7.3.
However, the RTS-UST structures do perform marginally worse than the D-UST
structures for scaled s5378. The LD-UST structures have 16% higher average capac-
itive cost than the RTS-UST structures. After CTO, we observe that the capacitive
cost of the RTS-UST structures have only increased by 0.4% on the average (by com-
paring RTS-UST structures obtained after CTS and after CTO). Therefore, it can be
understood that the RTS-UST structures have 43%, 13%, and 16% lower capacitive
costs compared with the D-UST structures in [28], the D-UST structures in [31], and
the LD-UST structures in [31], respectively, after CTO.
Interestingly, even though we do not apply any form of latency optimization,
the latencies of the RTS-UST structures are 28% lower compared with the LD-UST
structures. We believe that this stems from smaller RTS-UST structures being con-
structed.
The RTS-UST structures have slightly worse results in yield after CTS (and before
CTO). However, in terms of timing yield, the RTS-UST obtains a 100% yield on
all circuits except aes, where a yield of 96.6% is obtained. As mentioned earlier,
this improvement is achieved with a 0.4% overhead. Compared with the D-UST
structures in [28], the RTS-UST structures obtain better or equal timing yield on all
six considered circuits. Compared with the D-UST structures in [31], the RTS-UST
structures obtain better timing yield on scaled s15850 and ecg but slightly worse
timing yield on aes. Compared with the LD-UST in [31], the RTS-UST obtains the
same 100% timing yield on scaled s15850 and ecg but slightly worse timing yield on
aes.
Clearly, the RTS-UST structures demonstrate better quality in terms of capacitive
cost and timing yield when compared to the D-UST and LD-UST structures on all
circuits except for aes and scaled s5378. Even for these two circuits, the proposed
RTS-UST structures are only marginally worse. We would like to point out that
180
the user-specified safety margins Muser used in this experiment are based on those
specified in [28,31]. If we similarly allow ourselves to fine-tune the design parameters,
the performance of the RTS-UST structures can be improved. In particular, the
timing yield of RTS-UST on aes can be increased to 99% while reducing the capacitive
cost after CTO.
On the five new synthesized circuits, it is expected that the RTS-UST structures
would outperform the D-UST structures and the LD-UST structures on usbf, dma,
pci bridge, des peft, and eth, as the yield of the RTS-UST structures is already 100%,
as shown in Table 7.5, and the capacitive cost of the RTS-UST structures is 16% lower
than that of D-UST, as shown in Table 7.3.
7.8 Summary and conclusions
In this chapter, it is demonstrated that tree construction based on static bounded
useful arrival time constraints can be used to solve the SCSM CTS problem without
OCV better compared with the dynamic approach proposed in Chapter 2, which
translates into better solutions to the SCSM CTS problem with OCV. The improved
performance is a result of that various tree topologies are explored during the tree
construction process.
It is expected that if the static bounded useful arrival time constraints are com-
bined with the techniques proposed in Chapter 3, Chapter 4 and Chapter 6, improved
solutions could be obtained to the SCSM CTS problem with OCV and the MCMM
CTS problem with OCV. In Chapter 8, we outline future research directions involving
tree construction based on bounded useful arrival time constraints.
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8. SUMMARY AND FUTURE RESEARCH DIRECTIONS
In this thesis, contributions have been made to the three fundamental CTS problems
that are outlined in Section 1.3. In this section, the contributions to each of the
problems are summarized and future research directions are outlined.
8.1 Summary of contributions
(1) Contributions to the SCSM CTS problem without OCV
The SCSM CTS problem without OCV has been addressed in Chapter 2 and
in Chapter 7. A fast dynamic clock skew scheduler presented in Chapter 2. The
scheduler allows USTs to be constructed meeting specified skew constraints in a scal-
able fashion. In fact, the scheduler is the fundamental building block for the CTS
algorithms proposed in Chapter 2, Chapter 4, and Chapter 6.
Nevertheless, in Chapter 7, tree construction based on static bounded useful ar-
rival time constraints is proposed to construct clock trees meeting specified skew
constraints. The advantage of using static arrival time constraint is that the con-
straints can be obtained in constant time O(1). In contrast, implied skew constraints
are obtained with a time complexity of O(V log V + E) using the dynamic clock
scheduler. Therefore, it can be understood that the proposed approach facilitates the
synthesis of even larger designs while exploring various tree topologies. It can lead
to reduced resource utilization and better overall performance. In a sense, the static
bounded useful arrival time constraints may be a superior substitute to the dynamic
clock scheduler, which is a superior substitute to the schedulers in earlier studies [6].
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(2) Contributions to the SCSM CTS problem with OCV
The SCSM CTS problem with OCV is addressed in Chapter 3, Chapter 4, and
part of Chapter 5. Using the fast scheduler developed in Chapter 2, it is relatively
simple to provide robustness to OCV by tightening the specified skew constraints with
a safety margins. Moreover, techniques are developed to combine the use of safety
margins with lowering the point of divergence in the clock tree for certain sequential
elements. In addition to providing robustness using safety margins, the thesis also
explores reducing the negative impact of OCV by bounding the latency of the clock
tree. The proposed techniques enable USTs to be constructed with uniform user
specified safety margins Muser while meeting user specified latency bounds Luser.
After a clock tree has been constructed in a CTS phase, it can be further opti-
mized in a CTO phase to remove any remaining timing violations. Typically a linear
program is formulated to determine a set of delay adjustments such that if the de-
lay adjustments are realized, the timing violations would be removed. In Chapter 5,
the point solution of the formulated LP problem is expanded into a range of feasible
solutions, to simplify the realization process.
(3) Contributions to the MCMM CTS problem with OCV
The MCMM CTS problem with OCV is considered in Chapter 5 and Chapter 6.
The SCSM framework is extended to MCMM designs by compressing the SCGs (or
reducing the SGs) of each scenario into a single cSCG (or rSG). Next, the techniques
developed for SCSM can directly be applied to the MCMM designs. Moreover, for
designs with many modes where it is costly to compress all the modes, we proposed
the construction of a mode-reconfigurable clock tree to separate clock network for the
different modes, to separate the constraints of the different modes.
183
8.2 Future research directions
Future research directions on the SCSM CTS problem without OCV
An interesting future research direction is to further investigate the fundamen-
tal problem of constructing clock trees meeting useful skew constraints using static
bounded useful arrival time constraints. The initial study in Chapter 7 demonstrates
promising results and we speculate that the performance can be improved further.
In particular, it may be advantageous to specify the arrival time constraints while
considering the spatial locations of the sequential elements. Moreover, the static and
the dynamic approach could be combined into a hybrid approach.
As mentioned in Chapter 7, many alternative sets of valid static arrival time
constraints can be specified based on the explicit skew constraints. The objective is
to specify the arrival time constraints such that a clock tree with the lowest capacitive
cost can be constructed. The LP formulation proposed in Section 7.5.1, attempts to
achieve this objective by specifying the range constraints to be relatively aligned
around a single reference point. However, if useful skew is required between a pair of
sequential elements, the corresponding range constraints cannot be aligned.
To overcome this limitation; a possible solution is to partition the sinks into K
groups and to align the range constraints of the sinks in each of the respective groups
around different reference points. Next, the sinks in each of the K groups would be
joined into K subtrees, and these K subtrees are then combined into a single clock
tree. As the range constraints of each group would be aligned, the construction of
the K subtrees may be less constrained. Nevertheless, partitioning the sinks into
different groups is a form of topological restriction. Consequently, the partitioning
and the parameter K must be appropriately determined to maximize performance.
These are problems that we will address in our future work.
There is an inherent trade-off between constructing clock trees based on static and
dynamic constraints. Dynamic implied skew constraints allow the full timing margins
to be utilized. However, the approach is not very scalable in terms of run-time as
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computing an implied skew constraint has a time complexity of O(V log V +E) [27].
Therefore, only a few tree topologies can be explored during the tree construction
process. It was shown that the use of static arrival time constraints translates into
clock trees with reduced capacitive costs as a larger number of tree topologies can
be explored, even though the full margins in the skew constraints could not be used.
However, if the same solution space could be explored using dynamic implied skew
constraints, the performance may be improved further.
We speculate that by combining the use of static and dynamic constraints into
a hybrid approach, even lower capacitive cost clock trees could be constructed. The
hybrid approach would be based on reducing the effective size of the SCG by par-
titioning it into decoupled partitions based on static arrival time constraints. Next,
dynamic implied skew constraints could be used to construct the clock tree for each
decoupled partitions, as the effective V and E of each partition would be small.
Future research directions on the SCSM CTS problem with OCV
Two future research directions for the SCSM problem with OCV are outlined as
follows: (i) The automatic determination of design parameters. (ii) Further develop-
ment of CTO techniques.
The tree construction algorithms presented in Chapter 3, Chapter 4, and Chap-
ter 6 require a user specified uniform safety margin Muser. Moreover, the latency-
bounded clock trees proposed in Chapter 4 also require a user specified latency bound
Luser. In the aforementioned chapters, the values of the user specified parameters
Muser and Luser significantly affect the quality of the constructed USTs. Ideally, the
determination of these parameters should be automated and performed at run-time.
Moreover, it is probably not ideal to insert a uniform safety margin Muser in every
skew constraint. The required safety margin in a skew constraint is dependent on
the corresponding sequential elements distance in the tree topology. Therefore, it can
be understood that it may be better to provide a non-uniform safety margins in the
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skew constraints. The challenge is that the tree topology is not available before the
tree construction. Therefore, it may be advantageous to investigate techniques to
insert non-uniform safety margins in the skew constraints combined with techniques
to control the tree topology. The static bounded useful arrival time constraints may
also be used to explore various such controlled topologies.
In Chapter 5, we proposed techniques to perform CTO. The point to range ex-
pansion sets the foundation for a new body of work on CTO. Based on the expansion,
CTO methodologies can be developed that are expected to have faster timing closure
convergence rate compared to the iterative approaches in earlier studies. Important
problems that remain to be addressed are: (1) Look-ahead features to account for ad-
ditional OCV based on the the realized delay adjustments. (2) Ordering of the delay
adjustments in the realization step. (3) Tighter coupling between the determination
of the delay adjustments and the realization process.
Future research directions on the MCMM CTS problem with OCV
Two future research directions for the MCMM problem are: (1) Exploration of
selective scenario compression. (2) Development of CTO techniques for reconfigurable
clock trees.
In Chapter 6, modes were handled using mode separation or scenario compression.
Either all modes were compressed into a single mode or all modes were allowed to
be separated. A future research direction involves investigating the possibility of
compressing the modes into P groups of modes. Next, these P groups of modes can
be handled using mode separation. Future research tasks involve: (i) Assigning each
of the modes to one of the P groups. (ii) Selection of a reference mode for each
group, i.e., the mode that the compression is performed with respect to. (Different
selections of the reference mode will results in different linearization margins and
thereby different performance.)
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In Chapter 5, CTO is performed for clock trees. A future research direction
involves exploring how to apply CTO for MRCT structures. Possibly, additional OR-
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